Cisco Systems
Telecom & NetworksDirect Workday career site

ASIC Design Verification Engineer

Pay
$167,700 – $245,200 per year
Location
San Jose, CA · On-site
Job type
Full-time
Level
Senior
Experience
7+ years
Education
Bachelor's degree
Listed
21 days ago

Skills & highlights for this role

  • SystemVerilog
  • UVM
  • ASIC verification
  • debugging

Also useful

  • post-silicon lab bring-up
  • formal verification
  • Linux
  • C/C++
  • Python/Perl
  • networking

About the role

The application window is expected to close on: 11/29/2026

Meet the Team

The Common Hardware Group (CHG) creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms—like Silicon One—are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow.

Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.

Your Impact

  • Participate in the ASIC design verification for Cisco high-end switching products.
  • Perform end-to-end verification of design blocks and top-level
  • Develop simulation models, test plans, direct and random tests, code or functional coverage, multi-chip/system simulation, and performance analysis.
  • Construct testbenches components like scoreboard, agents, sequencers, and monitors.
  • Collaborate with the hardware, software designers, and vendors.

Minimum Qualifications

  • Bachelor's degree in electrical/computer science/computer engineering/related degree and 7+ years of related experience or Master's in electrical/computer science/computer engineering/related degree and 4+ years of related experience, or PhD in electrical/computer science/computer engineering/related degree + 1 year of related experience.
  • Experience in System Verilog/UVM.
  • Experience with ASIC design and verification processes, debugging, methodology, and tools.
  • Experience in verifying blocks/clusters/full chip level for ASIC.

Preferred Qualifications

  • Post-silicon lab bring-up experience.
  • Experience with Linux, C/C++, and/or Python/Perl.
  • Experience in Networking.
  • Experience with Formal verification.

Why Cisco?

  • At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond.
  • We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds.
  • These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.
  • Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions.
  • Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless.
  • We work as a team, collaborating with empathy to make really big things happen on a global scale.
  • Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Pay and benefits

The starting salary range posted for this position is $167,700.00 to $245,200.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.

Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies: - 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees - 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco

  • Non-exempt employees receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
  • Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations) - 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next
  • Additional paid time away may be requested to deal with critical or emergency issues for family members
  • Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:

  • .75% of incentive target for each 1% of revenue attainment up to 50% of quota; - 1.5% of incentive target for each 1% of attainment between 50% and 75%; - 1% of incentive target for each 1% of attainment between 75% and 100%; and
  • Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

The applicable full salary ranges for this position, by specific state, are listed below:

Non-Metro New York state & Washington state: $149,100.00 - $250,900.00

  • For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.
  • Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.
Read the original posting

From Cisco Systems's careers page, first listed on Rolev.ai on October 20, 2026. Rolev.ai is not the employer.

How Rolev.ai helps with this application

Rolev.ai is a job search and application tool for US job seekers. For this ASIC Design Verification Engineer role at Cisco Systems, it shows how your resume fits, tailors your resume to the posting, and prepares the application for you to review.

  • See how you fit

    Openings from employer career sites are ranked against your whole resume—and searchable inside Claude, ChatGPT, and Cursor via Rolev.ai MCP.

  • Tailor without inventing

    Every change to your resume is checked against your original. New experience goes in only with your yes—zero fabricated claims.

  • Draft the full kit

    Tailored and Full Match resumes, role-specific cover letters, and answers to employer screening questions are prepared in seconds.

  • 1-Click Extension Autofill

    The Chrome extension fills the employer's Greenhouse, Workday, Lever, or Ashby form in 1 click. You review it and press Submit.

Common questions

What is the salary for the ASIC Design Verification Engineer role at Cisco Systems?

The ASIC Design Verification Engineer posting at Cisco Systems states compensation of $167,700 – $245,200 per year. It is listed as a full-time position. Final pay may depend on location, experience, and interview evaluation on Cisco Systems's official career site.

Where is the ASIC Design Verification Engineer job at Cisco Systems located?

This ASIC Design Verification Engineer position at Cisco Systems is located in San Jose, CA (On-site). Always check Cisco Systems's application page for specific state eligibility or relocation policies.

What qualifications are required for ASIC Design Verification Engineer at Cisco Systems?

For the ASIC Design Verification Engineer role, Cisco Systems highlights 7+ years of relevant experience; a bachelor's degree; experience with SystemVerilog, UVM, ASIC verification, debugging. Rolev.ai can score your existing resume against these requirements and show any skill gaps before you apply.

How do I apply for the ASIC Design Verification Engineer position at Cisco Systems?

This listing links directly to Cisco Systems's Workday application page. You can apply directly on Cisco Systems's site, or use Rolev.ai to check your resume fit, generate a zero-hallucination tailored resume and cover letter for this posting, and autofill the Workday application form in 1 click with the Rolev.ai Chrome extension. You always review the form and press Submit yourself.