GlobalFoundries
Direct Workday career site

CPU IP Design & Verification Intern - RISC-V Processor Development (Summer 2027)

Pay
$20 – $40 per hour
Location
Santa Clara, CA
Listed
Today

Internship Program Overview

Our Interns & Co-ops are our entry-level talent pipeline for GF across the globe. Our goal is to provide students with a meaningful work experience that will equip them with the skills to embark on a career in the fast-paced and growing semiconductor industry after graduation. As an intern at GF, you'll experience one-on-one mentorship, work assignments that prioritize your growth and potential, professional development opportunities, and the chance to network with executives.

Summary of Role

Join the MIPS CPU IP Engineering organization for hands-on experience in the design and verification of advanced RISC-V processor IP. You will work with CPU architects, RTL designers, and verification engineers on CPU microarchitecture, RTL implementation, functional verification, performance analysis, automation, and debug in Austin, Texas or Santa Clara, California.

Essential Responsibilities include

  • Support RISC-V CPU microarchitecture and SystemVerilog RTL design and development.
  • Contribute to CPU functions including instruction fetch and decode, execution, load/store, caches and memory interfaces, control and status registers, exceptions, and interrupts.
  • Develop verification tests, assertions, checkers, and functional coverage for CPU features.
  • Run CPU simulations and regressions and debug failures using logs, architectural traces, and waveforms.
  • Verify processor functionality across instructions, privilege modes, memory operations, and architectural corner cases.
  • Support CPU power, performance, and area analysis and optimization.
  • Develop Python, C/C++, or scripting-based automation to improve design, verification, regression, and debug productivity.
  • Document technical results and communicate findings to the engineering team.

Other Responsibilities

  • Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs.

Required Qualifications

  • Education - At least a sophomore at time of application and actively pursuing a Bachelor's, Master's, or PhD in Electrical Engineering, Computer Engineering, Computer Science, or related field through an accredited degree program during the time of internship.
  • Must have at least an overall 3.0 GPA and be in good academic standing.
  • Language Fluency - English (Written & Verbal)
  • Ability to work at least 40 hours per week during the internship.
  • Coursework or project experience in digital logic design and computer architecture.
  • Familiarity with Verilog or SystemVerilog.
  • Understanding of CPU fundamentals including pipelines, instruction execution, loads/stores, caches, and memory hierarchy.
  • Programming or scripting experience with Python, C/C++, or similar languages.
  • Strong analytical, problem-solving, and debugging skills.

Preferred Qualifications

  • Prior related internship or co-op experience
  • Demonstrated prior leadership experience in the workplace, school projects, competitions, etc.
  • Strong interest in leveraging AI tools and emerging technologies to enhance productivity, streamline workflows, and support effective decision-making.
  • Project management skills, i.e., the ability to innovate and execute on solutions that matter; the ability to navigate ambiguity.
  • Strong written and verbal communication skills
  • Strong planning & organizational skills
  • Knowledge of the RISC-V Instruction Set Architecture (ISA).
  • Experience with SystemVerilog/UVM, assertions, functional coverage, or constrained-random verification.
  • CPU architecture, microarchitecture, FPGA, ASIC, or processor-design project experience.
  • Familiarity with caches, memory subsystems, privilege modes, exceptions, interrupts, or virtual memory.
  • Experience with simulation, waveform debug, Git, and Linux.
  • Exposure to synthesis, lint, clock-domain crossing analysis, formal verification, or timing analysis.
  • Assembly-language programming experience.
  • Ability to work effectively in a collaborative engineering team.
  • #InternshipProgramUS
  • Expected Salary Range $20.00 - $40.00
  • Expected Salary Range $0.00 - $0.00
  • The exact Salary will be determined based on qualifications, experience and location.
  • An offer with GlobalFoundries is conditioned upon the successful completion of pre-employment conditions, as applicable, and subject to applicable laws and regulations.
  • GlobalFoundries goal of excellence in business necessitates the attraction and retention of highly qualified people. Artificial barriers and stereotypic biases detract from this objective and may be illegally discriminatory.

About GlobalFoundries

GlobalFoundries (GF) is a leading manufacturer of essential semiconductors, enabling AI at scale from the cloud to the physical world. Through deep partnerships with customers, GF delivers differentiated, powerefficient and highperformance solutions for highgrowth markets. GF is a trusted and holistic technology partner for customers around the world. GF's talented, global team remains focused every day on security, longevity and sustainability.

Read the original posting

From GlobalFoundries's careers page, first listed on Rolev.ai on November 11, 2026. Rolev.ai is not the employer.

How Rolev.ai helps with this application

Rolev.ai is a job search and application tool for US job seekers. For this CPU IP Design & Verification Intern - RISC-V Processor Development (Summer 2027) role at GlobalFoundries, it shows how your resume fits, tailors your resume to the posting, and prepares the application for you to review.

  • See how you fit

    Openings from employer career sites are ranked against your whole resume—and searchable inside Claude, ChatGPT, and Cursor via Rolev.ai MCP.

  • Tailor without inventing

    Every change to your resume is checked against your original. New experience goes in only with your yes—zero fabricated claims.

  • Draft the full kit

    Tailored and Full Match resumes, role-specific cover letters, and answers to employer screening questions are prepared in seconds.

  • 1-Click Extension Autofill

    The Chrome extension fills the employer's Greenhouse, Workday, Lever, or Ashby form in 1 click. You review it and press Submit.

Common questions

What is the salary for the CPU IP Design & Verification Intern - RISC-V Processor Development (Summer 2027) role at GlobalFoundries?

The CPU IP Design & Verification Intern - RISC-V Processor Development (Summer 2027) posting at GlobalFoundries states compensation of $20 – $40 per hour. Final pay may depend on location, experience, and interview evaluation on GlobalFoundries's official career site.

Where is the CPU IP Design & Verification Intern - RISC-V Processor Development (Summer 2027) job at GlobalFoundries located?

This CPU IP Design & Verification Intern - RISC-V Processor Development (Summer 2027) position at GlobalFoundries is located in Santa Clara, CA. Always check GlobalFoundries's application page for specific state eligibility or relocation policies.

How do I apply for the CPU IP Design & Verification Intern - RISC-V Processor Development (Summer 2027) position at GlobalFoundries?

This listing links directly to GlobalFoundries's Workday application page. You can apply directly on GlobalFoundries's site, or use Rolev.ai to check your resume fit, generate a zero-hallucination tailored resume and cover letter for this posting, and autofill the Workday application form in 1 click with the Rolev.ai Chrome extension. You always review the form and press Submit yourself.