Design Verification Engineer
- Location
- USA-CA San Jose Innovation Drive
- Listed
- 14 days ago
Please Note
- If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
- If you already have a Candidate Account, please Sign-In before you apply.
About the role
The ASIC Product Division at Broadcom, a leading supplier of state-of-the-art SoC and embedded IP, is looking for qualified individuals to work in SoC and IP development programs. The candidate will be joining a high performance design team responsible for state-of-the-art subsystem development to meet customer requirements.
Responsibilities include
- Verification environment development using modern verification techniques (System Verilog and UVM)
- Designing verification components such as UVM agents, and behavioral models
- Implementing coverage and assertions using System Verilog
- Developing random and directed test cases against the specification
- Analyzing and debugging simulation failures, as well as analyzing coverage results
Job Requirements
- A Bachelor’s Degree in Electrical and Electronic Engineering, Computer Science, or equivalent
- 12+ year’s relevant industry work experience.
- Experience in verifying designs at system level and block level.
- Fluent knowledge of RTL verification methodologies including System Verilog.
- Strong experience in ASIC design verification flows and DV methodologies
- Strong working knowledge of object oriented verification languages (OVM, UVM, etc.), C/C++, Perl, and scripting skills.
- Strong and independent design debugging capability.
- Strong verbal and written communication skills. Must be comfortable working in a team environment with verification team and design team members.
- Demonstrated ability to analyze and resolve complex verification trade-off scenarios.
- Highly productive individual contributor with a demonstrated technical capability in system and sub-block level verification
- Must have legal authorization to work in the US
The candidate should have expertise in some (or preferably all) of the following areas:
- Experience with hardware design and debug, C++/SystemC and other programming languages are a strong plus.
- Experience working with Emulators and FPGA based prototyping is a plus.
- Familiarity with overall chip design methodologies and tools
- Knowledge of CPU, DDR, Bus Protocol, Network Protocol or DSP design preferred
Compensation and Benefits
The annual base salary range for this position is USD To USD
As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Equal opportunity and legal notices
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
From Broadcom's careers page, first listed on Rolev.ai on October 26, 2026. Rolev.ai is not the employer.
How Rolev.ai helps with this application
Rolev.ai is a job search and application tool for US job seekers. For this Design Verification Engineer role at Broadcom, it shows how your resume fits, tailors your resume to the posting, and prepares the application for you to review.
See how you fit
Openings from employer career sites are ranked against your whole resume—and searchable inside Claude, ChatGPT, and Cursor via Rolev.ai MCP.
Tailor without inventing
Every change to your resume is checked against your original. New experience goes in only with your yes—zero fabricated claims.
Draft the full kit
Tailored and Full Match resumes, role-specific cover letters, and answers to employer screening questions are prepared in seconds.
1-Click Extension Autofill
The Chrome extension fills the employer's Greenhouse, Workday, Lever, or Ashby form in 1 click. You review it and press Submit.
Similar roles
- Design Verification EngineerIntel · Santa Clara, CA
- Design Verification Engineer (2027 New College Graduate)GlobalFoundries · Richardson, TX
- Design Verification Engineer (Einfochips)Arrow · San Jose, California (Cisco)
- Design Verification Engineer, Amazon LeoAmazon Kuiper Manufacturing Enterprises LLC · Austin, TX
- Design Verification Engineer - AcceleratorsMeta · Sunnyvale, CA
- Design Verification EngineerApple · Various Locations within San Francisco Bay Area
More at Broadcom
All Broadcom jobsCommon questions
Where is the Design Verification Engineer job at Broadcom located?
This Design Verification Engineer position at Broadcom is located in USA-CA San Jose Innovation Drive. Always check Broadcom's application page for specific state eligibility or relocation policies.
How do I apply for the Design Verification Engineer position at Broadcom?
This listing links directly to Broadcom's Workday application page. You can apply directly on Broadcom's site, or use Rolev.ai to check your resume fit, generate a zero-hallucination tailored resume and cover letter for this posting, and autofill the Workday application form in 1 click with the Rolev.ai Chrome extension. You always review the form and press Submit yourself.