Design Engineer Jobs - Page 93
2,000 open Design Engineer positions in Hardware & Engineering, newest first.
- Open positions
- 2,000
- Category
- Hardware & Engineering
- Apply workflow
- Tailored resume + 1-click autofill
Newest Design Engineer jobs
Lightmatter · Boston, MA · 32 days ago
Lightmatter is leading the revolution in AI data center infrastructure, enabling the next giant leaps in human progress. The company invented the world's first 3D-stacked photonics engine…
Lightmatter · Boston, MA (Hybrid) · 32 days ago
Lightmatter is leading the revolution in AI data center infrastructure, enabling the next giant leaps in human progress. The company invented the world's first 3D-stacked photonics engine…
- Full-time
- Senior
- 5+ years
- silicon photonics
- photonic simulation (VPI Photonics / Lumerical)
- analog and mixed-signal simulation (Cadence Virtuoso / Spectre)
Sr. Staff Physical Design Engineer
$217k – $267k/yrLightmatter · Boston, MA (Hybrid) · 32 days ago
Lightmatter is leading the revolution in AI data center infrastructure, enabling the next giant leaps in human progress. The company invented the world's first 3D-stacked photonics engine…
- Full-time
- Director
- 12+ years
- static timing analysis
- physical verification
- DRC/LVS
Mechanical Design Engineer
$135k – $212k/yrLightmatter · Mountain View, CA (Hybrid) · 32 days ago
Lightmatter is leading the revolution in AI data center infrastructure, enabling the next giant leaps in human progress. The company invented the world's first 3D-stacked photonics engine…
- Full-time
- Mid-level
- 3+ years
- GD&T
- tolerance stack-up analysis
- SolidWorks
Sr. Staff Physical Design Engineer
$220k – $270k/yrLightmatter · Mountain View, CA (Hybrid) · 32 days ago
Lightmatter is leading the revolution in AI data center infrastructure, enabling the next giant leaps in human progress. The company invented the world's first 3D-stacked photonics engine…
- Full-time
- Director
- 12+ years
- timing closure
- physical verification
- DRC/LVS closure
Analog IC Design Engineer, High-Speed
$165k – $245k/yrLightmatter · Mountain View, CA (Hybrid) · 32 days ago
Join a cutting-edge team at the forefront of silicon photonics and high-speed transceiver design!
- Full-time
- Lead / Staff
- 6+ years
- GHz-speed analog design
- SERDES architectures
- Cadence Virtuoso
Tech Lead, Digital Design Engineer
$176k – $195k/yrAstera Labs · San Jose, CA (On-site) · 32 days ago
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions.
- Full-time
- Lead / Staff
- 5+ years
- RTL design
- synthesis and timing closure
- UVM verification
STA Physical Design Engineer, Senior Principal
$207k – $230k/yrAstera Labs · San Jose, CA (On-site) · 32 days ago
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions.
- Full-time
- Executive
- 10+ years
- place-and-route
- static timing analysis
- DRC/LVS
Hardware Design Engineering, Senior Director - Signal Connectivity Rack-Scale Platforms
$220k – $280k/yrAstera Labs · San Jose, CA (On-site) · 32 days ago
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions.
- Full-time
- Director
- hardware validation
- signal integrity
- lab engineering
Principal Physical Design Engineer, STA
$209k – $250k/yrAstera Labs · San Jose, CA (On-site) · 32 days ago
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions.
- Full-time
- Director
- 10+ years
- static timing analysis (STA)
- SDC constraints
- TSMC 7nm sign-off
Senior Principal Digital Design Engineer
$205k – $255k/yrAstera Labs · San Jose, CA (On-site) · 32 days ago
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions.
- Full-time
- Executive
- 12+ years
- RTL design
- timing closure
- high-speed protocols (PCIe, CXL, DDR)
Principal/ Sr.Principal Digital Design Engineer
$185k – $230k/yrAstera Labs · San Jose, CA (On-site) · 32 days ago
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions.
- Full-time
- Director
- 10+ years
- RTL design
- micro-architecture
- timing closure
Principal Physical Design Engineer
$185k – $240k/yrAstera Labs · San Jose, CA (On-site) · 32 days ago
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions.
- Full-time
- Director
- 8+ years
- Synopsys Fusion Compiler
- Cadence Innovus
- PrimeTime
Principal Digital Design Engineer (AI Fabric)
$185k – $230k/yrAstera Labs · San Jose, CA (On-site) · 32 days ago
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions.
- Full-time
- Lead / Staff
- 8+ years
- RTL coding
- timing closure
- DFT implementation
Principal Analog Mixed-Signal Design Engineer
$207k – $230k/yrAstera Labs · San Jose, CA (On-site) · 32 days ago
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions.
- Full-time
- Executive
- 8+ years
- analog and mixed-signal circuit design
- PLL design
- SerDes design
Physical Design Engineer
On-siteEtched · San Jose, CA (On-site) · 32 days ago
Etched is looking for exceptional Physical Design engineers to join our team.
- Full-time
- Senior
- 5+ years
- Cadence Innovus
- Synopsys ICC2
- PrimeTime
RTL Design Engineer
On-siteEtched · San Jose, CA (On-site) · 32 days ago
As an RTL Engineer at Etched, you will be critical in ensuring that our AI chips operate correctly and efficiently.
- Full-time
- Mid-level
- 5+ years
- RTL design
- high-speed digital logic
- Verilog synthesis
Etched · San Jose, CA (On-site) · 32 days ago
Etched is building a new category of AI hardware: frontier inference clusters.
- Full-time
- Lead / Staff
- 10+ years
- Cadence Innovus
- Synopsys PrimeTime
- Calibre physical verification
Etched · San Jose, CA (On-site) · 32 days ago
As a Substrate IC Package Layout Design Engineer you will be responsible for the end-to-end design of complex IC substrate packages, supporting high-power consumption and high-speed…
- Full-time
- Senior
- 10+ years
- Allegro Package Designer
- high-speed signaling design
- signal integrity
Physical Design Engineer
Direct ATSEtched · Austin, TX · 32 days ago
Etched is looking for exceptional Physical Design engineers to join our team.
- Full-time
- Senior
- 5+ years
- physical design
- timing closure
- Cadence Innovus
How Rolev.ai helps with Design Engineer jobs
Rolev.ai is a job search and application tool for US job seekers. It shows which Design Engineer jobs fit your resume, tailors your resume to each posting, and prepares the application for you to review.
See how you fit
Openings from employer career sites are ranked against your whole resume—and searchable inside Claude, ChatGPT, and Cursor via Rolev.ai MCP.
Tailor without inventing
Every change to your resume is checked against your original. New experience goes in only with your yes—zero fabricated claims.
Draft the full kit
Tailored and Full Match resumes, role-specific cover letters, and answers to employer screening questions are prepared in seconds.
1-Click Extension Autofill
The Chrome extension fills the employer's Greenhouse, Workday, Lever, or Ashby form in 1 click. You review it and press Submit.
Common questions
What distinguishes Hardware & Engineering Design Engineer positions?
These roles design physical devices, embedded electronics, robotics automation, and large-scale industrial infrastructure.
What qualifications are required for Design Engineer roles in this sector?
Accredited engineering degree, CAD/CAM tools (SolidWorks, AutoCAD), schematic capture (Altium), embedded programming, and compliance testing.
Where do these positions come from?
From employers' public career sites. Each listing links to the employer's own application page.