FPGA Design Engineer
- Pay
- $160,000 – $210,000 per year
- Location
- Sunnyvale, CA (Remote) · On-site
- Job type
- Full-time
- Level
- Mid-level
- Experience
- 3+ years
- Education
- Bachelor's degree
- Listed
- 30 days ago
Skills & highlights for this role
- FPGA design
- SystemVerilog
- Verilog
- static timing analysis
- high-speed FPGA interfaces
Also useful
- AMD UltraScale
- Simulink
- High Level Synthesis
Role Overview
We are seeking a highly-motivated individual that enjoys working in a small dynamic team environment with a passion for solving challenging problems that can lead to high-impact advances in technology. As an FPGA Design Engineer, you will be responsible for the full lifecycle of FPGA designs - design, simulation, implementation, testing, and verification - for digital logic for high-data-rate communications systems and precision line-of-sight tracking systems.
About the Role
- Collaborate across teams to jointly develop high-speed digital signal processing and control system algorithms supporting wireless optical communications applications.
- Implement custom RTL modules that enable high data rate communications, as well as timing-sensitive feedback-based precision line-of-sight tracking systems.
- Develop test benches for RTL modules, perform simulation, and verify design requirements are met.
- Integrate third party IP cores into an FPGA system, create custom RTL wrappers for third party cores, and interface with IP vendors.
- Participate in board bring-up activities, system level integration tasks, troubleshooting, and field testing.
- Stay current with the latest FPGA technologies, tools, and best practices.
- Contribute ideas and participate in improving our design process, infrastructure, and products.
What you should have
- Bachelor of Science in Computer Engineering or similar discipline.
- 3+ years in FPGA/ Digital Logic Design role, with experience in implementing and testing custom RTL using System Verilog or Verilog.
- Experience with FPGA design flow including simulation, synthesis, and static timing analysis.
- Experience with FPGA high speed interfaces.
- Hands on experience with lab equipment including oscilloscopes and hardware debugging.
- Excellent problem-solving and analytical skills.
- Strong communication and teamwork skills.
It would be great if you also had these
- MS (or higher) in Computer Engineering, or a related field.
- Experience with AMD UltraScale/UltraScale+ FPGAs/SoCs, or equivalent.
- Experience coding in embedded C/C++ (or similar) and common scripting languages (e.g. Python, tcl).
- Experience implementing RTL blocks for high-speed communications, image processing, and real-time tracking systems.
- Experience with Simulink or High Level Synthesis.
The US base salary range for this full-time position is $160,000-$210,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your location during the hiring process.
About Taara Connect
Born at X, Google's Moonshot Factory, Taara is on a mission to connect billions of people lacking abundant and affordable internet today by pioneering the way we use light to deliver faster, cheaper, more reliable connectivity. Lead the charge in bringing our groundbreaking wireless optical communication and photonics chip technologies to the world. Drive our growth story as we scale innovative solutions across the world. Join us to light the way for bridging the digital divide and illuminating the future.
From Taara's careers page, first listed on Rolev.ai on October 10, 2026. Rolev.ai is not the employer.
How Rolev.ai helps with this application
Rolev.ai is a job search and application tool for US job seekers. For this FPGA Design Engineer role at Taara, it shows how your resume fits, tailors your resume to the posting, and prepares the application for you to review.
See how you fit
Openings from employer career sites are ranked against your whole resume—and searchable inside Claude, ChatGPT, and Cursor via Rolev.ai MCP.
Tailor without inventing
Every change to your resume is checked against your original. New experience goes in only with your yes—zero fabricated claims.
Draft the full kit
Tailored and Full Match resumes, role-specific cover letters, and answers to employer screening questions are prepared in seconds.
1-Click Extension Autofill
The Chrome extension fills the employer's Greenhouse, Workday, Lever, or Ashby form in 1 click. You review it and press Submit.
Similar roles
All Computer Hardware Engineer jobs- Ground Systems Computer Hardware Engineer 3/4 (AHT)Ngc · Colorado Springs, CO · $94.2k – $141k/yr
- Senior Staff Data Center Systems Engineer, R&DCrusoe · Denver, CO
- Senior or Staff Systems Engineer - Autonomous Vehicles (Atlanta, GA)Glydways · Atlanta, GA
- Sr. Core Integration Engineer (Starlink Mobile)SpaceX · Redmond, WA
- Staff Customer Qualification Engineer - 2276Kioxia · Folsom, CA · $115k – $192k/yr
- AI/ML Systems Engineer (2027 New College Graduate)GlobalFoundries · Richardson, TX
Common questions
What is the salary for the FPGA Design Engineer role at Taara?
The FPGA Design Engineer posting at Taara states compensation of $160,000 – $210,000 per year. It is listed as a full-time position. Final pay may depend on location, experience, and interview evaluation on Taara's official career site.
Where is the FPGA Design Engineer job at Taara located?
Yes, this FPGA Design Engineer opening at Taara is listed as Sunnyvale, CA (Remote) (On-site). Always check Taara's application page for specific state eligibility or relocation policies.
What qualifications are required for FPGA Design Engineer at Taara?
For the FPGA Design Engineer role, Taara highlights 3+ years of relevant experience; a bachelor's degree; experience with FPGA design, SystemVerilog, Verilog, static timing analysis, high-speed FPGA interfaces. Rolev.ai can score your existing resume against these requirements and show any skill gaps before you apply.
How do I apply for the FPGA Design Engineer position at Taara?
This listing links directly to Taara's Ashby application page. You can apply directly on Taara's site, or use Rolev.ai to check your resume fit, generate a zero-hallucination tailored resume and cover letter for this posting, and autofill the Ashby application form in 1 click with the Rolev.ai Chrome extension. You always review the form and press Submit yourself.