Astranis
Aerospace & DefenseDirect Greenhouse career site

FPGA Intern (Winter 2027)

Pay
$29 per hour
Location
San Francisco, CA · On-site
Job type
Part-time
Level
Entry level
Listed
31 days ago

Skills & highlights for this role

  • US citizenship or green card
  • Verilog
  • SystemVerilog
  • FPGA RTL development
  • FPGA

Also useful

  • UVM
  • Xilinx FPGAs
  • Vivado
  • JESD204B

About the role

Astranis builds advanced satellites for high orbits, expanding humanity's reach into the solar system. Today Astranis satellites provide dedicated, secure networks to highly-sophisticated customers across the globe - large enterprises, sovereign governments, and the US military.

With five satellites on orbit and many more set to launch soon, the company is servicing a backlog of more than $1 billion of commercial contracts. Astranis is the preferred satellite communications partner for buyers with stringent requirements for uptime, data security, network visibility, and customization.

Astranis has raised over $1.2 billion from some of the world's best investors, including Andreessen Horowitz, Baillie Gifford, Blackrock, Fidelity, Franklin Templeton, and Snowpoint, and employs a team of 500 engineers and entrepreneurs. Astranis designs, builds, and operates its satellites out of its 153,000 sq. ft. headquarters in Northern California, USA.

FPGA Intern (Winter 2027)

Internships at Astranis typically last for twelve weeks, and are hourly roles designed for students who are currently enrolled at a four-year university.

As an Intern, you will have an amazing opportunity to work on hard problems - we pride ourselves on giving everyone at Astranis a chance to do meaningful work on challenging projects, no matter their seniority. Many past interns have designed and tested hardware/software that is heading to space on our first satellite, and many of them are now full-time employees at Astranis.

If you have already graduated from a four-year university, please apply to be an Associate Engineer.

Role

  • RTL Development for FPGA targeted applications
  • Work with multiple FPGAs and toolchains
  • Interface FPGAs with a variety of peripherals including high speed data converters, memories, MCUs
  • Write software to interface and test RTL in hardware
  • Collaborate closely with electrical and software engineers

Requirements

  • US Citizenship or Green Card (This is a legal requirement; no exceptions)
  • Currently pursuing a B.S. or M.S. in electrical engineering, computer science, computer engineering, or equivalent
  • A passion for hardware development, including working in a fast-paced environment and hands-on design and development
  • Experience in designing, implementing, and testing high throughput systems implemented on FPGAs
  • Proficiency with Verilog/SystemVerilog for synthesis
  • Don't meet them all? Not a problem. Please apply even if you do not meet all these criteria.

Bonus

  • Experience with UVM and advanced SystemVerilog verification
  • Experience with Xilinx FPGAs
  • Experience with Vivado IDE, TCL
  • Familiarity with system level estimates and implications of power, thermal, and real estate
  • Experience with high speed data converters (ADCs, DACs, JESD204B)
  • Experience with circuit level debugging
  • Experience with digital communication theory and implementation, such as LDPC implementations
  • Experience with space-based systems
  • Experience with modern communication systems (RF, IF/IQ, time/freq domains, modulation)
  • Experience in at least 1 domain beyond logic design. This could be DSP/radio design, software, hi-rel design (e.g. fault analysis & recover), etc.

Pay and benefits

The base pay for this position is $29.00 per hour.

Base Hourly Pay $29—$29 USD

U.S. Citizenship, Lawful Permanent Residency, or Refugee/Asylee Status Required:

(To comply with U.S. Government space technology export regulations, applicant must be a U.S. citizen, lawful permanent resident of the United States, or other protected individual as defined by 8 U.S.C. 1324b(a)(3))

Our mission and products are built for everyone, regardless of gender, race, creed, or background. We believe in a diverse and inclusive workplace, and we invite all people to join our team and bring their unique perspectives to make us stronger.

Astranis SMS Terms of Service

  • Recruiting Updates: By opting in, you agree to receive SMS updates, interview coordination, and recruiting communications from Astranis Space Technologies Corp.
  • Opt-Out: You can cancel this service at any time by replying STOP. We will send one final text confirming your unsubscription.
  • Opt-In Again: To resume receiving messages, reply START or YES.
  • Support & Rates: For assistance, reply HELP or contact us at. Message and data rates may apply. Message frequency varies; carriers are not liable for delayed or undelivered messages.
  • Privacy: For details on how we protect your data, view our Privacy Policy.
Read the original posting

From Astranis's careers page, first listed on Rolev.ai on October 10, 2026. Rolev.ai is not the employer.

How Rolev.ai helps with this application

Rolev.ai is a job search and application tool for US job seekers. For this FPGA Intern (Winter 2027) role at Astranis, it shows how your resume fits, tailors your resume to the posting, and prepares the application for you to review.

  • See how you fit

    Openings from employer career sites are ranked against your whole resume—and searchable inside Claude, ChatGPT, and Cursor via Rolev.ai MCP.

  • Tailor without inventing

    Every change to your resume is checked against your original. New experience goes in only with your yes—zero fabricated claims.

  • Draft the full kit

    Tailored and Full Match resumes, role-specific cover letters, and answers to employer screening questions are prepared in seconds.

  • 1-Click Extension Autofill

    The Chrome extension fills the employer's Greenhouse, Workday, Lever, or Ashby form in 1 click. You review it and press Submit.

Common questions

What is the salary for the FPGA Intern (Winter 2027) role at Astranis?

The FPGA Intern (Winter 2027) posting at Astranis states compensation of $29 per hour. It is listed as a part-time position. Final pay may depend on location, experience, and interview evaluation on Astranis's official career site.

Where is the FPGA Intern (Winter 2027) job at Astranis located?

This FPGA Intern (Winter 2027) position at Astranis is located in San Francisco, CA (On-site). Always check Astranis's application page for specific state eligibility or relocation policies.

What qualifications are required for FPGA Intern (Winter 2027) at Astranis?

For the FPGA Intern (Winter 2027) role, Astranis highlights experience with Verilog, SystemVerilog, FPGA RTL development, FPGA. Rolev.ai can score your existing resume against these requirements and show any skill gaps before you apply.

How do I apply for the FPGA Intern (Winter 2027) position at Astranis?

This listing links directly to Astranis's Greenhouse application page. You can apply directly on Astranis's site, or use Rolev.ai to check your resume fit, generate a zero-hallucination tailored resume and cover letter for this posting, and autofill the Greenhouse application form in 1 click with the Rolev.ai Chrome extension. You always review the form and press Submit yourself.