Hardware Test Engineer
- Pay
- $145,000 per year
- Location
- Mountain View, CA · On-site
- Job type
- Full-time
- Level
- Senior
- Experience
- 5+ years
- Education
- Master's degree
- Listed
- 30 days ago
Skills & highlights for this role
- package-level test
- board-level test
- JTAG boundary scan
- oscilloscopes
- power integrity
Also useful
- SerDes
- DDR/HBM
- Python
- C++
Stated benefits & perks
- Medical
- Dental
- Vision
- 401k
- Pto
About the role
Own the test that proves our AI accelerator hardware works - from the packaged units, to the boards they sit on, to the systems they ship in. You'll develop the test setups, test hardware, and coverage/yield/throughput that let us catch problems early and ship at volume. You'll sit at the seam between silicon/packaging and the systems our accelerators run in, and own the test strategy that spans package level, board level, and - increasingly - full system level.
What you'll do
- Develop and run package-level test - socket-based bring-up and validation of packaged units: power-up, interface/interconnect continuity, and functional/parametric checks against spec (board package interface, not ATE silicon device test)
- Develop and run board-level test - functional, structural (boundary scan/JTAG), in-circuit, and bring-up validation for accelerator boards and system hardware
- Build out system-level test - bring up and validate assembled accelerator systems against spec, including functional, stress, and burn-in flows
- Design and validate test hardware and fixtures - sockets, connectors, load boards, and board/system fixtures for high-speed and high-current test
- Drive test coverage, yield analysis, and test-time/cost reduction across the product lifecycle
- Lead new-product test bring-up; resolve test escapes, yield excursions, and hardware failures with data-driven root cause
- Run characterization and correlation across levels - package board system, and bench production test
- Define test specs, limits, and guardbands with design, product, packaging, and reliability engineering
- Transfer and sustain test programs at OSAT/CM and manufacturing partners through ramp to high volume
- Use and develop AI-assisted tool flows to accelerate test development, debug, and yield analysis
What we're looking for
- BS/MS in Electrical/Computer Engineering or equivalent plus 5+ years in package/board/system-level hardware test engineering
- Hands-on test experience across at least two of package-level, board-level, and system-level test - with the ability to own the others
- Package and board test hardware experience (sockets, connectors, load boards, fixtures) and the signal/power integrity that comes with high-speed, high-current test
- Lab bring-up and debug skills: oscilloscopes, logic and protocol analyzers, power and thermal instrumentation
- Data analysis and statistical skills for yield, characterization, and correlation work
- (Optional) High-speed I/O / SerDes, DDR/HBM, RF, or high-current/power-device test; structural test (boundary scan); scripting/automation (Python, C++); system burn-in and reliability test; OSAT/CM partner management
Compensation
Final offers depend on level, location, and skills relevant to the role. Additional compensation: equity grant per company guidelines; medical / dental / vision; 401(k); standard PTO.
Visa Sponsorship
DensityAI sponsors qualified candidates for H-1B, O-1, TN, E-3, and other employment-based visas, and we welcome applicants on F-1 OPT and STEM-OPT. Work authorization is required at start; we provide immigration support to secure or transfer status.
Export Controls
Aspects of this role may involve access to information subject to U.S. export controls (EAR/ITAR). We may discuss licensing or scope adjustments during the interview.
Equal opportunity and legal notices
DensityAI is an Equal Opportunity Employer. We do not discriminate on the basis of race, color, religious creed, national origin, ancestry, physical or mental disability, medical condition, genetic information, marital status, sex, gender, gender identity, gender expression, age (40+), sexual orientation, military or veteran status, pregnancy, or any other status protected by law. We comply with the California CROWN Act and provide reasonable accommodations on request.
Full compensation packages are based on candidate experience and relevant certifications.
California pay range $145,000—$220,000 USD
From DensityAI's careers page, first listed on Rolev.ai on October 10, 2026. Rolev.ai is not the employer.
How Rolev.ai helps with this application
Rolev.ai is a job search and application tool for US job seekers. For this Hardware Test Engineer role at DensityAI, it shows how your resume fits, tailors your resume to the posting, and prepares the application for you to review.
See how you fit
Openings from employer career sites are ranked against your whole resume—and searchable inside Claude, ChatGPT, and Cursor via Rolev.ai MCP.
Tailor without inventing
Every change to your resume is checked against your original. New experience goes in only with your yes—zero fabricated claims.
Draft the full kit
Tailored and Full Match resumes, role-specific cover letters, and answers to employer screening questions are prepared in seconds.
1-Click Extension Autofill
The Chrome extension fills the employer's Greenhouse, Workday, Lever, or Ashby form in 1 click. You review it and press Submit.
Similar roles
All Test Engineer jobs- Hardware Test Engineer - Level 2 or 3Ngc · Oxnard, CA · $83.4k – $125k/yr
- Senior/Staff/Principal Hardware Test EngineerEka · Boston, MA
- GNC Hardware Test EngineerXona Space Systems · Burlingame, CA
- Hardware Engineer - Test DevelopmentZoox · Foster City, CA
- Thermal Test Engineer, Hardware Test EngineeringTesla · Fremont, CA · $91.6k – $196k/yr
- Hardware Test EngineerTsys · Jeffersonville, IN
Common questions
What is the salary for the Hardware Test Engineer role at DensityAI?
The Hardware Test Engineer posting at DensityAI states compensation of $145,000 per year. It is listed as a full-time position. Final pay may depend on location, experience, and interview evaluation on DensityAI's official career site.
Where is the Hardware Test Engineer job at DensityAI located?
This Hardware Test Engineer position at DensityAI is located in Mountain View, CA (On-site). Always check DensityAI's application page for specific state eligibility or relocation policies.
What qualifications are required for Hardware Test Engineer at DensityAI?
For the Hardware Test Engineer role, DensityAI highlights 5+ years of relevant experience; a master's degree; experience with package-level test, board-level test, JTAG boundary scan, oscilloscopes, power integrity. Rolev.ai can score your existing resume against these requirements and show any skill gaps before you apply.
How do I apply for the Hardware Test Engineer position at DensityAI?
This listing links directly to DensityAI's Greenhouse application page. You can apply directly on DensityAI's site, or use Rolev.ai to check your resume fit, generate a zero-hallucination tailored resume and cover letter for this posting, and autofill the Greenhouse application form in 1 click with the Rolev.ai Chrome extension. You always review the form and press Submit yourself.