NAND BM IP DV Engineer
- Location
- United States
- Listed
- 3 days ago
Position Summary
About Samsung Semiconductor India Research (SSIR)
With a wide range of industry-leading semiconductor solutions, we are enabling innovative growth in market segments in component solutions, featuring industry-leading technologies in System LSI, Memory and Foundry. Our engineers are offered a foundation to work on cutting-edge technologies such as Foundation IP Design, Mobile SoCs, Storage Solutions, AI/ML, 5G/ 6G solutions, Neural processors, Serial Interfaces, Multimedia IPs and much more.
As one of the largest R&D centers outside Korea for Samsung Electronics, we take pride in our ability to work on some of the cutting edge technologies. Our engineers get to work across diverse domains, projects, products, clients, people and countries, and conduct research in new and emerging technology areas. Innovation and creativity are highly valued at this innovation hub, as we strive towards providing high reliability; high performance and value added services that enable Samsung Electronics deliver world-class products.
Role and Responsibilities
Samsung Semiconductor India Research (SSIR) is looking for a bright Design Verification Engineer who will be responsible for developing test environment, test bench development, bus protocol checking, transaction level checking and constraint random verification for Samsung memory. Memory team, SSIR Bangalore plays a key role in maintaining this leadership by continuous innovation and applying it to a real life products.
- We provide the opportunities for you to share and build up your knowledge and expertise, and collaborate to drive innovation forward. At Samsung, you will witness your ideas come to life in new products and solutions that shape the future.
- Experience: 6+ years
- Experience in advanced verification languages such as UVM, System Verilog is desirable.
- Prior experience on memory design is a plus.
- Create new and improve existing verification environment
- Apply Universal Verification Methodology (SystemVerilog/UVM) and define verification plan as well as setup verification metrics in digital environments
- Execute tests in these environments on RTL.Good debugging skills and Independent to work
- Closely cooperate with designers and team members.
Good knowledge of System Verilog, Verilog
- Know-how of Unix programming languages such as Shell, TCL, Perl/Python etc
- Individual should be self-driven, adaptable, flexible, creative, and capable of working
- Independently.
- The candidate needs to be solution-orientated, quality-driven and focused on timely deliverables.
Qualifications
- B.Tech/B.E/M.Tech/M.E
Equal opportunity and legal notices
Samsung Semiconductor India Research (SSIR), a division of Samsung R&D India - Bangalore Pvt. Ltd is dedicated to employing a diverse workforce and providing Equal Employment Opportunity to all individuals, regardless of their religion, gender, age, marital status, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.
- Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please
From Sec's careers page, first listed on Rolev.ai on November 6, 2026. Rolev.ai is not the employer.
How Rolev.ai helps with this application
Rolev.ai is a job search and application tool for US job seekers. For this NAND BM IP DV Engineer role at Sec, it shows how your resume fits, tailors your resume to the posting, and prepares the application for you to review.
See how you fit
Openings from employer career sites are ranked against your whole resume—and searchable inside Claude, ChatGPT, and Cursor via Rolev.ai MCP.
Tailor without inventing
Every change to your resume is checked against your original. New experience goes in only with your yes—zero fabricated claims.
Draft the full kit
Tailored and Full Match resumes, role-specific cover letters, and answers to employer screening questions are prepared in seconds.
1-Click Extension Autofill
The Chrome extension fills the employer's Greenhouse, Workday, Lever, or Ashby form in 1 click. You review it and press Submit.
Common questions
Where is the NAND BM IP DV Engineer job at Sec located?
This NAND BM IP DV Engineer position at Sec is located in United States. Always check Sec's application page for specific state eligibility or relocation policies.
How do I apply for the NAND BM IP DV Engineer position at Sec?
This listing links directly to Sec's Workday application page. You can apply directly on Sec's site, or use Rolev.ai to check your resume fit, generate a zero-hallucination tailored resume and cover letter for this posting, and autofill the Workday application form in 1 click with the Rolev.ai Chrome extension. You always review the form and press Submit yourself.