Physical Design Engineer - Block Level, Subsystem Implementation
- Location
- San Jose, CA · On-site
- Job type
- Full-time
- Level
- Lead / Staff
- Experience
- 5+ years
- Listed
- 30 days ago
Skills & highlights for this role
- physical design
- RTL-to-GDSII
- timing closure
- PrimeTime
Also useful
- Innovus
- Fusion Compiler
- UPF low power design
- Tcl
Stated benefits & perks
- Health
- Dental
- Vision
- Meals
Job Summary
Etched is building a new category of AI hardware: frontier inference clusters. As a Physical Design Engineer, you will own block-level implementation from synthesis through GDSII sign-off. You will drive Block-level & Subsystem PPA Optimization, and collaborate closely with RTL designers to provide actionable feedback, ensuring we iterate at unprecedented speeds to bring our products to market.
Key Responsibilities
- Own block-level and/or subsystem physical design end to end, including floorplanning, synthesis, placement, clock tree synthesis, and routing through GDSII.
- Drive block-level timing closure across all corners and modes, including constraint development, STA debug, and functional and timing ECO implementation.
- Close block-level signoff across EM, IR drop, RC extraction and correlation, and physical verification (DRC, LVS, antenna).
- Generate abstracts, views, and timing budgets for clean hierarchical integration of your blocks into the top level.
- Collaborate with RTL Designers and provide Physical Design feedback to improve PPA.
- Continuously improve the PPA of owned blocks and contribute learnings back into the shared RTL-to-GDSII flow.
- Supervise physical design work outsourced to 3rd party services and be accountable for the quality and closure of delivered blocks.
You may be a good fit if you have
- 5-10+ years of previous experience with PD
- Tools, flow, and design methodology from RTL synthesis to GDSII sign-off
- Experience with back-end design and timing closure on advanced process nodes (5nm and below)
- Experience with Cadence (Innovus, Genus) or Synopsys (Fusion Compiler) automated RTL-to-GDSII flows
- Experience with sign-off tools (PrimeTime, Tempus, Voltus, etc.)
- Experience with UPF-based low power design methodology, power verification, synthesis, scan insertion/ATPG, formal verification, floorplanning, placement, CTS, routing, IR drop, and EM/antenna analysis
- Scripting ability in Tcl, Python, or Perl for flow automation and debug
- Deeply creative and able to think from first principles
Strong candidates may also have experience with
- Familiarity with modern ML and LLM model architectures
- Ability to program with Python or another scripting language
- Familiarity with AI tools for programming/coding
- Startup experience or comfort working in fast-paced environments
Benefits
- Medical, dental, and vision packages with generous premium coverage
- $500 per month credit for waiving medical benefits
- Housing subsidy of $2.5k per month for those living within walking distance of the office
- Relocation support for those moving to San Jose (Santana Row)
- Various wellness benefits covering fitness, mental health, and more
- Daily lunch and dinner in our office
- Unlimited compute budget subject to ROI justification
- How we’re different
- Etched believes in the Bitter Lesson We are the first inference-focused frontier AI system. Our addressable market is the entirety of inference, unlike many of our competitors.
- We are a fully in-person team in San Jose (Santana Row), and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both and work across disciplines as needed.
About Etched
Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill and decode workloads. Our first products are heavily focused on inference. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.
From Etched's careers page, first listed on Rolev.ai on October 10, 2026. Rolev.ai is not the employer.
How Rolev.ai helps with this application
Rolev.ai is a job search and application tool for US job seekers. For this Physical Design Engineer - Block Level, Subsystem Implementation role at Etched, it shows how your resume fits, tailors your resume to the posting, and prepares the application for you to review.
See how you fit
Openings from employer career sites are ranked against your whole resume—and searchable inside Claude, ChatGPT, and Cursor via Rolev.ai MCP.
Tailor without inventing
Every change to your resume is checked against your original. New experience goes in only with your yes—zero fabricated claims.
Draft the full kit
Tailored and Full Match resumes, role-specific cover letters, and answers to employer screening questions are prepared in seconds.
1-Click Extension Autofill
The Chrome extension fills the employer's Greenhouse, Workday, Lever, or Ashby form in 1 click. You review it and press Submit.
Similar roles
All Electronics Engineer jobs- Staff Electronics Engineer - Ground System Architect/IntegratorNgc · San Diego, CA · $177k – $266k/yr
- CAD & Flow Methodology EngineerVoltai · Palo Alto, CA
- Onsite Wireless Installation EngineerGdit · USA AK Eielson AFB
- Senior FPGA Verification EngineerAnduril · Waltham, MA
- CVD Equipment EngineerSec · Taylor, TX
- Components Engineer IIVoyager Technologies · San Diego, CA
Common questions
Where is the Physical Design Engineer - Block Level, Subsystem Implementation job at Etched located?
This Physical Design Engineer - Block Level, Subsystem Implementation position at Etched is located in San Jose, CA (On-site). Always check Etched's application page for specific state eligibility or relocation policies.
What qualifications are required for Physical Design Engineer - Block Level, Subsystem Implementation at Etched?
For the Physical Design Engineer - Block Level, Subsystem Implementation role, Etched highlights 5+ years of relevant experience; experience with physical design, RTL-to-GDSII, timing closure, PrimeTime. Rolev.ai can score your existing resume against these requirements and show any skill gaps before you apply.
How do I apply for the Physical Design Engineer - Block Level, Subsystem Implementation position at Etched?
This listing links directly to Etched's Ashby application page. You can apply directly on Etched's site, or use Rolev.ai to check your resume fit, generate a zero-hallucination tailored resume and cover letter for this posting, and autofill the Ashby application form in 1 click with the Rolev.ai Chrome extension. You always review the form and press Submit yourself.