PLL Design Engineer
- Location
- Cupertino · On-site
- Job type
- Full-time
- Level
- Lead / Staff
- Experience
- 10+ years
- Education
- Bachelor's degree
- Listed
- 13 days ago
Skills & highlights for this role
- PLL design
- Frequency synthesis architecture
- Analog circuit design
- Clocking fundamentals
- Phase noise analysis
- Jitter analysis
Also useful
- FLL design
- DCO design
- VCO design
- Ring oscillator (RO) design
- LC oscillator design
- Fractional-N synthesis
- Spread spectrum clocking (SSC)
- Spur cancellation
Summary
At Apple, our products are revolutionizing the way people live across the globe. Within our Analog-Mixed/Signal group, your role will be crucial in pushing the boundaries of what our technology can achieve. We are dedicated to crafting high-quality, innovative hard IPs that surpass the ordinary, adjusting to the escalating complexity of SOC/PHY designs and multiplying projects within tight production schedules.
Our environment thrives on these challenges, fueled by a team of exceptional individuals passionate about continual learning and making a substantial impact. If you excel in dynamic settings, relish collaborative problem-solving, and seek to make a societal impact through your work, you might be the ideal candidate for our team.
At Apple, you'll join a culture that encourages you to take ownership of your career, supported by colleagues committed to making a difference.
About the role
In this role, you will leverage your expertise to develop cutting-edge frequency synthesizers for a variety of applications, including Compute, SoC, SerDes, and Cellular technologies. Your work will directly contribute to maintaining Apple’s leadership in innovation and market presence, setting new standards in the tech industry
Minimum Qualifications
BSEE with at least 10 years of relevant experience
Preferred Qualifications
- Technical Expertise: Demonstrated proficiency in PLL/FLL and frequency synthesis architecture and circuit design. This includes digital and analog approaches, DCO/VCO design both RO and LC, Fractional-N, SSC, Spur and Jitter cancellation techniques..etc
- Good understanding of band gaps, bias circuits, op-amps, LDOs, feedback and compensation techniques.
- Clocking Mastery: Deep understanding of clocking fundamentals, with a solid grasp of phase noise, jitter analysis, budgeting, and feedback loop dynamics.
- Simulation and Modeling: Skilled in developing System Verilog models, and performing behavioral simulations to explore new architectural performance and impact on loop dynamics. Ability to design/debug RTL is a plus.
- Attention to Detail: Exceptional focus on understanding the problems at hand and their systemic impacts, ensuring thoroughness in problem-solving.
- Innovation and Learning: A history of innovation and self-directed learning, with demonstrated leadership skills and a growth mindset.
- Team Collaboration: Outstanding teamwork capabilities paired with strong productivity and scripting skills, ideally with experience in using industry-standard design tools.
From Apple's careers page, first listed on Rolev.ai on October 27, 2026. Rolev.ai is not the employer.
How Rolev.ai helps with this application
Rolev.ai is a job search and application tool for US job seekers. For this PLL Design Engineer role at Apple, it shows how your resume fits, tailors your resume to the posting, and prepares the application for you to review.
See how you fit
Openings from employer career sites are ranked against your whole resume—and searchable inside Claude, ChatGPT, and Cursor via Rolev.ai MCP.
Tailor without inventing
Every change to your resume is checked against your original. New experience goes in only with your yes—zero fabricated claims.
Draft the full kit
Tailored and Full Match resumes, role-specific cover letters, and answers to employer screening questions are prepared in seconds.
1-Click Extension Autofill
The Chrome extension fills the employer's Greenhouse, Workday, Lever, or Ashby form in 1 click. You review it and press Submit.
Common questions
Where is the PLL Design Engineer job at Apple located?
This PLL Design Engineer position at Apple is located in Cupertino (On-site). Always check Apple's application page for specific state eligibility or relocation policies.
What qualifications are required for PLL Design Engineer at Apple?
For the PLL Design Engineer role, Apple highlights 10+ years of relevant experience; a bachelor's degree; experience with PLL design, Frequency synthesis architecture, Analog circuit design, Clocking fundamentals, Phase noise analysis, Jitter analysis. Rolev.ai can score your existing resume against these requirements and show any skill gaps before you apply.
How do I apply for the PLL Design Engineer position at Apple?
This listing links directly to Apple's application page. You can apply directly on Apple's site, or use Rolev.ai to check your resume fit, generate a zero-hallucination tailored resume and cover letter for this posting, and autofill the application form in 1 click with the Rolev.ai Chrome extension. You always review the form and press Submit yourself.