Principal Silicon Validation Engineer
- Pay
- $205,000 – $260,000 per year
- Location
- San Jose, CA · On-site
- Job type
- Full-time
- Level
- Lead / Staff
- Experience
- 10+ years
- Education
- Bachelor's degree
- Listed
- 30 days ago
Skills & highlights for this role
- PCIe
- 802.3 Ethernet
- BERT and oscilloscope lab testing
- Python scripting
Also useful
- MATLAB
- Keysight ADS
- IEEE 802.3 PAM-4
About the role
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI.
Astera Labs' Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company's COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity.
The company's custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements.
Overview
The mission of this role is to develop and execute electrical validation tests that quantify parametric device performance and operating margins across all system conditions. The validation team upholds customer requirements to the highest standard and serves as the final authority in certifying a product's parametric compliance.
Astera Labs is seeking motivated Principal / Senior Principal Post-Silicon Validation Engineers to support our game-changing portfolio of connectivity products for Artificial Intelligence and Machine Learning applications. In this role, you will define comprehensive post-silicon validation plans, automate IC- and board-level testing, and design experiments to identify and root-cause unexpected behavior. You will analyze and report validation results against specifications, collaborate closely with key internal stakeholders, quantify performance margins, and ensure robust, production-ready designs.
Basic Qualifications
- Strong academic and technical background in Electrical or Computer Engineering. At minimum, a Bachelor's is required, and a Master's is preferred.
- 10 years experience supporting or developing complex SoC/silicon products for Server, Storage, and/or Networking applications.
- Professional attitude with the ability to prioritize a dynamic list of multiple tasks, to plan and prepare for internal meetings in advance, and to work with minimal guidance and supervision.
- Entrepreneurial, open-minded behavior and can-do attitude. Think and act with the customer in mind!
- Proven track record solving problems independently, preferably as a tech lead
- Required experience
- Experience working on debug and bring-up of complicated SoC's with high-speed interfaces such as PCIe/802.3 Ethernet
- Strong problem-solving skills, ability to solve problems independently
- Basic knowledge of key, high-speed design blocks such as PLL's, CTLE, DFE, Tx EQ, PAM4 signaling
- Strong python scripting and coding ability: knowledge of object-oriented programming and basic dev ops using git for source control and collaboration
- Proficiency using high-speed lab equipment such as BERT, Oscilloscope, and VNA
Preferred Experience
- Experience in system testing, characterization, margin analysis and optimization of high-speed, multi-gigabit data links over long and short channels
- Familiarity with PCIe or Ethernet especially Electrical Compliance sections
- Hands-on experience with signal integrity, especially as it relates to PCIe/Ethernet testing and CEM/NVMe interfaces
- Working knowledge of C or C++ for embedded FW
- Familiarity with IEEE 802.3x Ethernet standards and both NRZ and PAM-4 signaling
- Working knowledge of common serial data specifications such as I2C, SPI, etc
- Knowledge of schematic capture and PCB layout tools from Cadence, Altium, etc.
- Knowledge of simulation tools such as MATLAB, Keysight ADS, or PLTS for data analysis and modeling of electrical channel and signal integrity issues
Pay and benefits
The base salary range is USD $205,000 - USD $260,000. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.
From Astera Labs's careers page, first listed on Rolev.ai on October 10, 2026. Rolev.ai is not the employer.
How Rolev.ai helps with this application
Rolev.ai is a job search and application tool for US job seekers. For this Principal Silicon Validation Engineer role at Astera Labs, it shows how your resume fits, tailors your resume to the posting, and prepares the application for you to review.
See how you fit
Openings from employer career sites are ranked against your whole resume—and searchable inside Claude, ChatGPT, and Cursor via Rolev.ai MCP.
Tailor without inventing
Every change to your resume is checked against your original. New experience goes in only with your yes—zero fabricated claims.
Draft the full kit
Tailored and Full Match resumes, role-specific cover letters, and answers to employer screening questions are prepared in seconds.
1-Click Extension Autofill
The Chrome extension fills the employer's Greenhouse, Workday, Lever, or Ashby form in 1 click. You review it and press Submit.
Similar roles
All Electronics Engineer jobs- Staff Systems EngineerNgc · Melbourne, FL · $153k – $229k/yr
- Etch Equipment EngineerNxp · Austin, TX
- Senior Staff Analog Design EngineerRenesas Electronics · Chandler, AZ
- Wireless Hardware Engineer Intern - Summer 2027Skydio · San Mateo, CA
- Silicon Photonics Control & Calibration Engineer - Optical Circuit Switches (OCS)Voyant Photonics · New York, NY
- Test EngineerNgc · Elkton, MD · $87.6k – $131k/yr
Common questions
What is the salary for the Principal Silicon Validation Engineer role at Astera Labs?
The Principal Silicon Validation Engineer posting at Astera Labs states compensation of $205,000 – $260,000 per year. It is listed as a full-time position. Final pay may depend on location, experience, and interview evaluation on Astera Labs's official career site.
Where is the Principal Silicon Validation Engineer job at Astera Labs located?
This Principal Silicon Validation Engineer position at Astera Labs is located in San Jose, CA (On-site). Always check Astera Labs's application page for specific state eligibility or relocation policies.
What qualifications are required for Principal Silicon Validation Engineer at Astera Labs?
For the Principal Silicon Validation Engineer role, Astera Labs highlights 10+ years of relevant experience; a bachelor's degree; experience with PCIe, 802.3 Ethernet, BERT and oscilloscope lab testing, Python scripting. Rolev.ai can score your existing resume against these requirements and show any skill gaps before you apply.
How do I apply for the Principal Silicon Validation Engineer position at Astera Labs?
This listing links directly to Astera Labs's Greenhouse application page. You can apply directly on Astera Labs's site, or use Rolev.ai to check your resume fit, generate a zero-hallucination tailored resume and cover letter for this posting, and autofill the Greenhouse application form in 1 click with the Rolev.ai Chrome extension. You always review the form and press Submit yourself.