Microsoft
Cloud Infrastructure & DevToolsDirect employer career site

Senior Design Verification Engineer

Pay
$119,800 – $234,700 per year
Location
United States · On-site
Job type
Full-time
Level
Senior
Experience
3+ years
Education
Master's degree
Listed
29 days ago

Skills & highlights for this role

  • UVM
  • SystemVerilog
  • verification fundamentals

Also useful

  • RTL
  • FPGA

Overview

Microsoft Azure is building the fastest network in public cloud. We are seeking candidates who can span the stack from hardware to systems to applications, turning ideas into production systems at a rapid pace. Join us as a Senior Hardware Engineer to build the world's fastest public cloud and make a difference to millions of people across the planet.

As a verification engineer in the Accelnet Hardware team, you will be responsible for building, testing, and deploying networking acceleration on Azure, and the largest deployment of Field-Programmable Gate Array (FPGA) SmartNICs (Azure Boost) in the world. You will develop the infrastructure for next-generation Software-Defined Networking (SDN), including arbitrary packet manipulations, reducing virtualization overhead, improving network security, enhancing connection establishment performance, and improving performance with Remote Direct Memory Access (RDMA) and custom network protocols.

This is a unique opportunity for a Senior Hardware Engineer to see Register-Transfer Level (RTL) code go to production within weeks instead of years. Come help build one of the few truly hyperscale global clouds with innovations possible at every level of the computing stack.

Microsoft’s mission is to empower every person and every organization on the planet to achieve more. As employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond.

Responsibilities

  • Build scalable constrained random verification environment in system Verilog using prevalent verification methodologies.
  • Create comprehensive test plans to address functional scenarios in discussions with the software and hardware design teams.
  • Execute the test plan by adding testcases and tracking verification through coverage driven metrices.
  • Create and enhance verification environment by adding sequences, constraints, assertions, and functional coverage.
  • Scripts to automate and maintain execution of test suits to support continuous integration (CI) and continuous development (CD) flow.
  • Apply Agile development methodologies such as hosting code reviews, sprint planning, frequent deployment to cloud, and iterative development of features.
  • Handle occasional on-call responsibilities for addressing hardware issues reported by our customers.

Required Qualifications

  • Master's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 3+ years technical engineering experience
  • OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 5+ years technical engineering experience
  • OR equivalent experience

Other Requirements

  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to the following specialized security screenings:
  • Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.

Preferred Qualifications

  • Doctorate in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 3+ years technical engineering experience
  • OR Master's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 6+ years technical engineering experience
  • OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 8+ years technical engineering experience
  • OR equivalent experience
  • 7+ years technical engineering experience with Universal Verification Methodology (UVM), System Verilog and Verification Fundamentals

#azurecorejobs

Pay and benefits

Hardware Engineering IC4 - The typical base pay range for this role across the U.S. is USD $119,800 - $234,700 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $160,200 - $261,000 per year.

Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:

This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.

Read the original posting

From Microsoft's careers page, first listed on Rolev.ai on October 11, 2026. Rolev.ai is not the employer.

How Rolev.ai helps with this application

Rolev.ai is a job search and application tool for US job seekers. For this Senior Design Verification Engineer role at Microsoft, it shows how your resume fits, tailors your resume to the posting, and prepares the application for you to review.

  • See how you fit

    Openings from employer career sites are ranked against your whole resume—and searchable inside Claude, ChatGPT, and Cursor via Rolev.ai MCP.

  • Tailor without inventing

    Every change to your resume is checked against your original. New experience goes in only with your yes—zero fabricated claims.

  • Draft the full kit

    Tailored and Full Match resumes, role-specific cover letters, and answers to employer screening questions are prepared in seconds.

  • 1-Click Extension Autofill

    The Chrome extension fills the employer's Greenhouse, Workday, Lever, or Ashby form in 1 click. You review it and press Submit.

Common questions

What is the salary for the Senior Design Verification Engineer role at Microsoft?

The Senior Design Verification Engineer posting at Microsoft states compensation of $119,800 – $234,700 per year. It is listed as a full-time position. Final pay may depend on location, experience, and interview evaluation on Microsoft's official career site.

Where is the Senior Design Verification Engineer job at Microsoft located?

This Senior Design Verification Engineer position at Microsoft is located in United States (On-site). Always check Microsoft's application page for specific state eligibility or relocation policies.

What qualifications are required for Senior Design Verification Engineer at Microsoft?

For the Senior Design Verification Engineer role, Microsoft highlights 3+ years of relevant experience; a master's degree; experience with UVM, SystemVerilog, verification fundamentals. Rolev.ai can score your existing resume against these requirements and show any skill gaps before you apply.

How do I apply for the Senior Design Verification Engineer position at Microsoft?

This listing links directly to Microsoft's application page. You can apply directly on Microsoft's site, or use Rolev.ai to check your resume fit, generate a zero-hallucination tailored resume and cover letter for this posting, and autofill the application form in 1 click with the Rolev.ai Chrome extension. You always review the form and press Submit yourself.