Senior Digital Engineer
- Location
- Chandler, AZ · On-site
- Job type
- Full-time
- Level
- Lead / Staff
- Experience
- 5+ years
- Education
- Bachelor's degree
- Listed
- 18 days ago
Skills & highlights for this role
- Digital design experience in wireless handheld, data conversion, or power management
- Verilog
- SystemVerilog
- RTL design for digital CMOS circuits
- ASIC design methodology
- Lint, CDC, and RDC tools
- Block-level and chip-level verification
- RTL and gate-level simulation debugging
- Written and verbal English
Also useful
- Mixed-signal design methodologies
- Design constraints development and P&R hand-off
- STA and timing closure
- Low-power design techniques (clock and power gating, UPF)
- Power analysis and optimization
- UVM
- AMBA or I2C protocols
About the role
Renesas Electronics is seeking a skilled and motivated Senior Digital Design Engineer to join our growing hardware development team in Chandler, AZ. In this role, you will be responsible for designing power and area-optimized digital circuits for complex mixed-signal applications.
Interpret high level requirements to architect, design & integrate low-power digital circuits for mixed-signal data conversion and power management products in advanced process nodes. Support full product lifecycle from concept to mass-production; communicating closely with wider organization through the various stages of silicon development.
Work closely with Analog and Verification engineers to deliver high-quality silicon solutions. Ensuring digital development process is state-of-art and achieves budget, schedule, and project deliverable goals. Designing digital RTL that meets timing, area, power and any adhering standards specifications. Integrating design at the top level and running block & top-level simulations.
Participate in all aspects of Mixed-signal design flow - Micro-architecture, Design partitioning, RTL Verilog / SystemVerilog Design, Generating Timing Constraints, Synthesis, Interaction with P&R Team, Timing Analysis, LINT, CDC, RDC, UPF. Working closely with P&R team to generate a layout that meets timing, area, and power requirements. Support DFT strategy and implementation, and review test case development.
Assisting with top level test-bench debug, and running RTL & gate level simulations Working with analog and digital verification engineers to come up with complex test scenarios for pre-silicon verification. Supporting analog team to develop AMS, SystemVerilog or Verilog-real behavioral models. Developing detailed block & chip level design documents and collateral.
Holding and participating in key design reviews and completion of various checklists. Perform silicon evaluation as required. Document device errata, develop work-around solutions, implement engineering changes when necessary.
Qualifications & Requirements
- >5 years of digital design experience in one of the following areas: wireless handheld, data conversion, and power management.
- Degree-level qualification in Electrical Engineering, Electronics, Computer Engineering, Computer Science, or a related discipline.
- Fluent in Verilog / SystemVerilog RTL for digital CMOS circuit design.
- Strong understanding of ASIC design methodology.
- Strong understanding of Lint, CDC & RDC tools.
- Strong understanding of block-level & chip-level verification techniques.
- Strong & proven ability to debug both RTL & gate-level simulations.
- Mandatory competence in written and verbal English.
- Willingness to travel domestically or internationally on short notice.
- Ability to work independently and collaboratively.
- Preferred: experience with mixed-signal design methodologies.
- Preferred: experience developing design constraints and hand-off to P&R.
- Preferred: experience with STA and timing closure.
- Preferred: experience with low-power design techniques, including clock and power gating (UPF).
- Preferred: experience with power analysis and optimization.
- Preferred: experience with advanced verification methodologies (UVM).
- Preferred: experience with industry-standard protocols such as AMBA or I2C.
Pay and benefits
Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world-leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.
At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives. We believe in rewarding our employees with a competitive benefits package alongside their salary.
More information will be provided during the hiring process. Are you ready to join our team and shape the future with us? For more information, please read our Diversity & Inclusion Statement. Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations.
Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.
Equal opportunity and legal notices
Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law.
From Renesas Electronics's careers page, first listed on Rolev.ai on October 22, 2026. Rolev.ai is not the employer.
How Rolev.ai helps with this application
Rolev.ai is a job search and application tool for US job seekers. For this Senior Digital Engineer role at Renesas Electronics, it shows how your resume fits, tailors your resume to the posting, and prepares the application for you to review.
See how you fit
Openings from employer career sites are ranked against your whole resume—and searchable inside Claude, ChatGPT, and Cursor via Rolev.ai MCP.
Tailor without inventing
Every change to your resume is checked against your original. New experience goes in only with your yes—zero fabricated claims.
Draft the full kit
Tailored and Full Match resumes, role-specific cover letters, and answers to employer screening questions are prepared in seconds.
1-Click Extension Autofill
The Chrome extension fills the employer's Greenhouse, Workday, Lever, or Ashby form in 1 click. You review it and press Submit.
Common questions
Where is the Senior Digital Engineer job at Renesas Electronics located?
This Senior Digital Engineer position at Renesas Electronics is located in Chandler, AZ (On-site). Always check Renesas Electronics's application page for specific state eligibility or relocation policies.
What qualifications are required for Senior Digital Engineer at Renesas Electronics?
For the Senior Digital Engineer role, Renesas Electronics highlights 5+ years of relevant experience; a bachelor's degree; experience with Digital design experience in wireless handheld, data conversion, or power management, Verilog, SystemVerilog, RTL design for digital CMOS circuits, ASIC design methodology, Lint, CDC, and RDC tools. Rolev.ai can score your existing resume against these requirements and show any skill gaps before you apply.
How do I apply for the Senior Digital Engineer position at Renesas Electronics?
This listing links directly to Renesas Electronics's SmartRecruiters application page. You can apply directly on Renesas Electronics's site, or use Rolev.ai to check your resume fit, generate a zero-hallucination tailored resume and cover letter for this posting, and autofill the SmartRecruiters application form in 1 click with the Rolev.ai Chrome extension. You always review the form and press Submit yourself.