Senior FPGA/ASIC Modem Engineer
- Location
- Mountain View, CA · On-site
- Job type
- Full-time
- Level
- Senior
- Experience
- 10+ years
- Education
- Bachelor's degree
- Listed
- 30 days ago
Skills & highlights for this role
- ITAR eligibility
- VHDL
- Verilog
- SystemVerilog
- FPGA design
- DFE architectures
Also useful
- AMD Vivado
- UVM
- radiation-tolerant design
Position Summary
The Baseband Modem hardware team at Logos Space is building a high-performance digital modem payload for the Logos LEO satellite system that supports high-throughput, secure, reliable and resilient communications with an emphasis on waveform flexibility using Software Defined Radio (SDR) technology.
As a Senior FPGA Modem Engineer, you will design, implement, verify and release FPGA-based modem solutions for end-to-end wireless satellite communications links. You will work closely with the modem systems team on realization of waveform designs using fixed-point FPGA digital hardware and DSP blocks. This role is an exciting opportunity to help build a LEO satellite communications system from the ground up using cutting-edge FPGA technology.
We are looking for digital FPGA hardware engineers who can work well in a fast-paced environment, turn sometimes ambiguous requirements into practical hardware implementations, and collaborate closely with adjacent teams.
Responsibilities
- Own one or more FPGA-based modem chains through all development phases, from micro-architecture through to lab deployment.
- Define the micro-architecture of high-rate FPGA modem blocks and surrounding digital infrastructure. Implement designs using SystemVerilog or Verilog.
- Develop block-level and end-to-end self-checking hardware verification environments using golden reference models provided by the modem systems team.
- Develop FPGA synthesis and place and route build scripts including timing and placement constraints. Analyze results and implement design changes required to close timing and meet system-level FPGA power and resource requirements.
- Define and implement clean hardware/software interfaces, including registers, configuration, telemetry, fault and status signaling, and test hooks.
- Conduct code and design reviews and participate in multi-functional reviews.
- Collaborate with systems architects, HW engineering design teams and FW/SW design teams for lab bring-up of boards combining FPGA, firmware, RF, and Networking functions.
- Mentor junior engineers and provide technical leadership on FPGA best practices.
Basic Qualifications
- Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related STEM field.
- A minimum of 10+ years experience in design, development and implementation of wireless baseband modems using FPGA devices. Equivalent experience in ASIC modem design will also receive consideration.
- Proficiency in one or more HDL programming languages such as VHDL, Verilog, or SystemVerilog.
- Experience writing verification frameworks using SystemVerilog/UVM, Cocotb or transactional-level modeling.
- Thorough knowledge of modern FPGA architecture including experience with advanced floorplanning clock-domain crossing (CDC) analysis, false-path isolation, and timing closure techniques. Experience using these techniques with AMD UltraScale+ and Versal FPGA families is highly preferred.
- Deep understanding of Digital Front End (DFE) architectures, including digital up/down conversion (DUC/DDC), interpolation/decimation filters, and interfacing with high-speed ADCs and DACs.
- Experience with industry-standard bus interfaces such as AXI and AXI-streaming and high-speed interfaces such as DDR4/5, 10/40/100 Gb Ethernet and SERDES interfaces like JESD-204B/C, Aurora and Interlaken.
- Experience with FPGA toolchains and workflows such as AMD Vivado, including simulation, synthesis, place-and-route, timing analysis and closure as well as power analysis.
- Experience debugging FPGA or digital hardware in the lab using oscilloscopes, logic analyzers, spectrum analyzers, time-interval measurement tools, or similar instrumentation.
- Experience working with embedded software design, especially in complex debugging of FPGA on-target SW/HW interaction.
- Familiarity with Linux-based development environments, Git, and automated testing.
- Strong written and verbal communication and interpersonal skills. Ability to prioritize work, complete multiple tasks and work under deadlines with minimal supervision.
Preferred Qualifications
- Experience implementing both the MAC and PHY layers of a wireless modem such as 5G OFDMA or Single-Carrier DVB-S2(X) through the entire product life cycle for an FPGA or ASIC target.
- Experience with space, defense, or other reliability-critical electronics, including radiation-tolerant design, Triple Modular Redundancy (TMR), and single-event upset (SEU) mitigation techniques.
- Experience with embedded firmware or low-level software for device control, board bring-up, telemetry, and calibration workflows.
- Experience with board-level digital or mixed-signal hardware design, schematic review, clock-tree or oscillator circuitry and hardware bring-up.
- Experience writing tests and automation scripts using C, C++ or Python.
- Experience designing HW accelerators tightly coupled with the embedded processor subsystems present in most modern FPGA devices.
- Experience with the architecture, toolchains and programming of SIMD vector DSP engines for wireless modem applications.
Additional information
Even if you don’t meet every qualification, we encourage you to apply. We value strong fundamentals, sound judgment, and growth potential, and we know great candidates do not always match every item on a job description.
About Logos Space
Logos Space is a Low Earth Orbit (LEO) satellite system purpose-built to serve the connectivity needs of the commercial enterprise users and government users. We will help fill an important gap in the market, providing resilient, high-performance satellite-based connectivity services to enterprise and government customers worldwide.
Business customers have contracts with agreed-upon performance standards for their broadband, and Logos will build these capabilities into the system from the beginning. Speed and reliability are the foundation of the system. Logos is designed to extend cloud and data center network connectivity anywhere in the world to fixed, seaborne, and airborne terminals.
Logos is led by a team of highly experienced engineers with proven track records in the networking and satellite industries.
Equal opportunity and legal notices
Logos Space is an equal opportunity employer and values creativity, curiosity, and diverse perspectives. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity or expression, national origin, age, disability, veteran status, marital status, or any other status protected by applicable law. Employment offers are contingent on the candidate’s ability to access export-controlled information in accordance with U.S. law.
From Logos Space's careers page, first listed on Rolev.ai on October 10, 2026. Rolev.ai is not the employer.
How Rolev.ai helps with this application
Rolev.ai is a job search and application tool for US job seekers. For this Senior FPGA/ASIC Modem Engineer role at Logos Space, it shows how your resume fits, tailors your resume to the posting, and prepares the application for you to review.
See how you fit
Openings from employer career sites are ranked against your whole resume—and searchable inside Claude, ChatGPT, and Cursor via Rolev.ai MCP.
Tailor without inventing
Every change to your resume is checked against your original. New experience goes in only with your yes—zero fabricated claims.
Draft the full kit
Tailored and Full Match resumes, role-specific cover letters, and answers to employer screening questions are prepared in seconds.
1-Click Extension Autofill
The Chrome extension fills the employer's Greenhouse, Workday, Lever, or Ashby form in 1 click. You review it and press Submit.
Similar roles
All Electronics Engineer jobs- Staff Systems EngineerNgc · Melbourne, FL · $153k – $229k/yr
- Etch Equipment EngineerNxp · Austin, TX
- Senior Staff Analog Design EngineerRenesas Electronics · Chandler, AZ
- Wireless Hardware Engineer Intern - Summer 2027Skydio · San Mateo, CA
- Silicon Photonics Control & Calibration Engineer - Optical Circuit Switches (OCS)Voyant Photonics · New York, NY
- Test EngineerNgc · Elkton, MD · $87.6k – $131k/yr
Common questions
Where is the Senior FPGA/ASIC Modem Engineer job at Logos Space located?
This Senior FPGA/ASIC Modem Engineer position at Logos Space is located in Mountain View, CA (On-site). Always check Logos Space's application page for specific state eligibility or relocation policies.
What qualifications are required for Senior FPGA/ASIC Modem Engineer at Logos Space?
For the Senior FPGA/ASIC Modem Engineer role, Logos Space highlights 10+ years of relevant experience; a bachelor's degree; experience with VHDL, Verilog, SystemVerilog, FPGA design, DFE architectures. Rolev.ai can score your existing resume against these requirements and show any skill gaps before you apply.
How do I apply for the Senior FPGA/ASIC Modem Engineer position at Logos Space?
This listing links directly to Logos Space's Ashby application page. You can apply directly on Logos Space's site, or use Rolev.ai to check your resume fit, generate a zero-hallucination tailored resume and cover letter for this posting, and autofill the Ashby application form in 1 click with the Rolev.ai Chrome extension. You always review the form and press Submit yourself.