Teradyne
Direct employer career site

Senior FPGA Design Engineer (MTD, San Jose, CA)

Pay
$170,400 – $272,600 per year
Location
San Jose, CA
Listed
2 days ago

Select how often (in days) to receive an alert

  • Create Alert
  • Senior FPGA Design Engineer (MTD, San Jose, CA)
  • Apply now »
  • Start applying with LinkedIn
  • Please wait...
  • Date: Nov 10, 2026
  • Location: San Jose, CA, US

Our Purpose

TERADYNE, where experience meets innovation and driving excellence in every connection. We are fueled by creativity and diversity of thought and in our workforce. Our employees are supported to innovate and learn something new every day.

We cultivate a culture of inclusion for all employees that respects their individual strengths, views, and experiences. We believe that our differences enable us to be a better team – one that makes better decisions, drives innovation and delivers better business results.

Opportunity Overview

Teradyne’s Memory Test Division (MTD) seeks a motivated and technically driven FPGA Engineer to support the development of our growing portfolio of cutting-edge memory test solutions.

MTD creates advanced solutions for complex testing applications, driving innovation through creativity and diverse perspectives. Our test instrumentation supports the world’s most advanced memory technologies, combining state-of-the-art digital and analog designs, cutting-edge ASIC/FPGA technologies, liquid cooling, and high-performance signal delivery.

We are looking for an Senior FPGA Design Engineer with exceptional technical skills and a strong desire to collaborate on team-oriented projects. Success in this role means delivering high-quality, reliable products to market quickly. If you are excited to join a dynamic, global team, Teradyne may be the place for you!

  • Architect and implement FPGA solutions to support next generation Flash and DRAM test instrumentation.
  • Provide technical guidance to junior engineers
  • Turn abstract concepts and customer requirements into reliable, extensible, and supportable designs.
  • Assist in the maintenance and extension of existing FPGA designs to support quality improvement and emerging customer requirements.
  • Maintain schedule commitments and deliver high quality end products.
  • Occasional travel may be required.

All About You

  • We seek individuals who share our passion.
  • Our commitment to customer success drives us to go the extra mile.
  • If you’re ready to join us in this mission, take a closer look at the minimum criteria for the position.

B.S. or M.S. in Electrical Engineering or closely related discipline and 8+ years of relevant work experience

  • Experience with Digital Design and Architecture
  • RTL coding, synthesis, timing closure and lab validation
  • Experience with Static Timing Analysis of ASICs or FPGAs
  • Experience with digital simulation testbench creation
  • Experience with C or C++

Familiarity with lab equipment such as oscilloscopes, power supplies and waveform generators.

Additional Desired Skills

Fpga

  • Transceiver based design experience
  • Experience with DRAM and Flash Memory interfaces
  • Experience with Intel/Xilinx FPGA tool flows
  • Proficiency with Verilog HDL Language
  • Familiarity with UVM Methodology
  • Scripting languages experience
  • Linux and Windows operating systems experience
  • Familiarity with ATE instrumentation

Compensation

The base salary range for this role is $

170,400-$272,600. This range is a good faith estimate, and the amount of base salary will correspond with experience and skill set. This range can also fluctuate depending on demand and location.

Incentive Plan

This job is eligible for discretionary bonus(es) based on financial performance.

Benefits

Teradyne offers a variety of robust health and well-being benefit programs, including medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs, and more.  Please click here to see details.

  • #LI-KC2
  • Nearest Major Market: San Jose
  • Nearest Secondary Market: Palo Alto

Job Segment

Instrumentation, HVAC, Design Engineer, Linux, Electrical Engineering, Engineering, Operations, Technology

  • Apply now »
  • Start applying with LinkedIn
  • Please wait...
  • Find similar jobs: Engineering-tw,
  • Engineering-ko,
  • Engineering-ja,
  • Engineering-cn,
  • Engineering

Company

Teradyne

Read the original posting

From Teradyne's careers page, first listed on Rolev.ai on November 11, 2026. Rolev.ai is not the employer.

How Rolev.ai helps with this application

Rolev.ai is a job search and application tool for US job seekers. For this Senior FPGA Design Engineer (MTD, San Jose, CA) role at Teradyne, it shows how your resume fits, tailors your resume to the posting, and prepares the application for you to review.

  • See how you fit

    Openings from employer career sites are ranked against your whole resume—and searchable inside Claude, ChatGPT, and Cursor via Rolev.ai MCP.

  • Tailor without inventing

    Every change to your resume is checked against your original. New experience goes in only with your yes—zero fabricated claims.

  • Draft the full kit

    Tailored and Full Match resumes, role-specific cover letters, and answers to employer screening questions are prepared in seconds.

  • 1-Click Extension Autofill

    The Chrome extension fills the employer's Greenhouse, Workday, Lever, or Ashby form in 1 click. You review it and press Submit.

Common questions

What is the salary for the Senior FPGA Design Engineer (MTD, San Jose, CA) role at Teradyne?

The Senior FPGA Design Engineer (MTD, San Jose, CA) posting at Teradyne states compensation of $170,400 – $272,600 per year. Final pay may depend on location, experience, and interview evaluation on Teradyne's official career site.

Where is the Senior FPGA Design Engineer (MTD, San Jose, CA) job at Teradyne located?

This Senior FPGA Design Engineer (MTD, San Jose, CA) position at Teradyne is located in San Jose, CA. Always check Teradyne's application page for specific state eligibility or relocation policies.

How do I apply for the Senior FPGA Design Engineer (MTD, San Jose, CA) position at Teradyne?

This listing links directly to Teradyne's application page. You can apply directly on Teradyne's site, or use Rolev.ai to check your resume fit, generate a zero-hallucination tailored resume and cover letter for this posting, and autofill the application form in 1 click with the Rolev.ai Chrome extension. You always review the form and press Submit yourself.