Broadcom
Direct Workday career site

Senior Physical Design Engineer

Location
USA-CA San Jose Innovation Drive
Listed
12 days ago

Please Note

  • If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
  • If you already have a Candidate Account, please Sign-In before you apply.

Key Responsibilities

  • Full-Flow Implementation: Lead block-level and top-level implementation from floorplanning to GDSII stream-out using Cadence Innovus
  • Advanced Node Execution: Drive floorplanning, placement, CTS, routing, and timing/power optimization on advanced technology nodes (5nm, 3nm, 2nm) using multi-patterning and complex metal stacks.
  • Timing & Power Closure: Perform multi-corner multi-mode (MCMM) static timing analysis (STA), signal integrity (SI) optimization, and power grid optimization (static/dynamic IR-drop, EM) for signoff using PrimeTime, Voltus, or RedHawk.

Qualifications & Requirements

  • Education: B.S. or M.S. degree in Electrical Engineering, Computer Engineering, or a related technical field.
  • Experience: 8+ years of hands-on physical design experience successfully taping out complex high-frequency, ultra-large-scale networking or AI ASICs.
  • Deep Sub-Micron Expertise: Direct experience executing tapeouts in TSMC advanced nodes (N7, N5, N3) or equivalent foundry processes.

EDA Tool Mastery: High proficiency in major physical design tool flows

  • P&R: Cadence Innovus
  • Timing/STA: Synopsys PrimeTime or Cadence Tempus
  • Extraction & IR/EM: StarRC / QRC, RedHawk
  • DRC/LVS: Siemens Calibre
  • Automation Skills: Advanced TCL, Python, and Unix shell scripting for flow automation and database manipulation.
  • Communication: Excellent technical leadership, problem-solving, and cross-functional communication skills.

Preferred Qualifications

  • Strong background in high-speed clock network implementation (H-tree, mesh, low-power CTS).
  • Experience with power-aware implementation flows (UPF/CPF, multi-voltage domains, clock/power gating).

Compensation and Benefits

The annual base salary range for this position is USD 121,900.00 To USD 195,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Who We Are - Physical Design Team in APD

Broadcom's ASIC Products Division (APD) is the global leader in custom high-performance silicon solutions. We partner with the world's most innovative technology companies-spanning hyper-scale cloud providers, AI pioneers, and tier-1 networking infrastructure leaders-to co-design and manufacture complex, custom ASICs that power the modern digital backbone.

The Physical Design team within APD is the world-class execution engine behind the industry's most advanced custom silicon. We push the limits of silicon technology by combining deep architectural expertise, advanced IP, cutting edge physical design methodologies in 3nm/2nm nodes, and advanced 2.5D/3D chiplet integration to solve the most demanding compute and bandwidth challenges.We transform ultra-complex architectures into fully realized, high-yielding, first-pass silicon success.

Broadcom is searching for an Senior Physical Design Engineer to join the ASIC Products Division. This position involves working with the latest technology to continue driving next generation Artificial Intelligence and PCIe Switch Products. More specifically, this position will require in-depth knowledge and expertise in all Physical Design aspects of taking RTL to silicon tape-out.

Read the original posting

From Broadcom's careers page, first listed on Rolev.ai on October 28, 2026. Rolev.ai is not the employer.

How Rolev.ai helps with this application

Rolev.ai is a job search and application tool for US job seekers. For this Senior Physical Design Engineer role at Broadcom, it shows how your resume fits, tailors your resume to the posting, and prepares the application for you to review.

  • See how you fit

    Openings from employer career sites are ranked against your whole resume—and searchable inside Claude, ChatGPT, and Cursor via Rolev.ai MCP.

  • Tailor without inventing

    Every change to your resume is checked against your original. New experience goes in only with your yes—zero fabricated claims.

  • Draft the full kit

    Tailored and Full Match resumes, role-specific cover letters, and answers to employer screening questions are prepared in seconds.

  • 1-Click Extension Autofill

    The Chrome extension fills the employer's Greenhouse, Workday, Lever, or Ashby form in 1 click. You review it and press Submit.

Common questions

Where is the Senior Physical Design Engineer job at Broadcom located?

This Senior Physical Design Engineer position at Broadcom is located in USA-CA San Jose Innovation Drive. Always check Broadcom's application page for specific state eligibility or relocation policies.

How do I apply for the Senior Physical Design Engineer position at Broadcom?

This listing links directly to Broadcom's Workday application page. You can apply directly on Broadcom's site, or use Rolev.ai to check your resume fit, generate a zero-hallucination tailored resume and cover letter for this posting, and autofill the Workday application form in 1 click with the Rolev.ai Chrome extension. You always review the form and press Submit yourself.