Sr. DFT Design Engineer, AWS Machine Learning Acceleration
- Pay
- $185,200 – $250,000 per year
- Location
- Austin, TX
- Listed
- Today
About the role
Custom SoCs (System on Chip) are at the heart of AWS Machine Learning servers. As a member of the Cloud-Scale Machine Learning Acceleration team, you'll be responsible for designing and optimizing hardware in our data centers, including AWS Inferentia and Trainium systems-our custom-designed machine learning inference and training servers.
Our success depends on world-class server infrastructure as we handle massive scale and rapidly integrate emerging technologies. We're looking for a Sr. DFT Design Engineer to help us trailblaze new technologies and architectures while ensuring high design quality and making the right trade-offs.
Key job responsibilities
- Define and develop state-of-the-art Design for Test (DFT) architectures for advanced technology nodes
- Work closely with block designers and physical design (PD) team to implement highly efficient DFT solutions
- Act as the primary point of contact for cross-functional stakeholders (PD, Architecture, and Product Engineering) to align schedules and goals
- Mentor and develop junior engineers through code reviews, methodology training, and technical guidance
- Manage project timelines and deliverables, ensuring high-quality DFT implementation from RTL through Silicon bring-up
Basic Qualifications
- Bachelor's degree in computer science, electrical engineering, or related field
- 5+ years of practical semiconductor ASIC design work including owning end to end design of major SOC blocks experience
- Knowledge about industry standard tools and practices in DFT, including ATPG, JTAG, MBIST and trade-offs between test quality and test time
- Experience with automation script development
Preferred Qualifications
- Master's degree or Ph.D. degree in Electrical Engineering or related field
- Experience in RTL coding and debug, as well as performance, power, area analysis and trade-offs
- Experience with modern ASIC/FPGA design and verification tools
- Experience with SOC bring-up and post-silicon validation
- MS degree in computer science, electrical engineering, or related field
- Experience with gate-level testing and multi-clock design practices (CDC)
- Good breadth of knowledge in chip design from micro-architecture through physical design
- Good knowledge of design verification (DV) simulation methodologies
- Strong programming and scripting skills in Perl, Python or Tcl
- Experience with industry standard DFT/SCAN/ATPG tools
- Experience with STA constraints development and analysis for DFT modes
- Practical experience with silicon debug
Additional information
Our inclusive culture empowers Amazonians to deliver the best results for our customers. If the country/region you're applying in isn't listed, please contact your Recruiting Partner.
Pay and benefits
The base salary range for this position is listed below. Your Amazon package will include sign-on payments and restricted stock units (RSUs). Final compensation will be determined based on factors including experience, qualifications, and location. Amazon also offers comprehensive benefits including health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage), 401(k) matching, paid time off, and parental leave.
USA, TX, Austin - 185,200.00 - 250,000.00 USD annually
Equal opportunity and legal notices
Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.
From Annapurna Labs (U.S.) Inc.'s careers page, first listed on Rolev.ai on November 9, 2026. Rolev.ai is not the employer.
How Rolev.ai helps with this application
Rolev.ai is a job search and application tool for US job seekers. For this Sr. DFT Design Engineer, AWS Machine Learning Acceleration role at Annapurna Labs (U.S.) Inc., it shows how your resume fits, tailors your resume to the posting, and prepares the application for you to review.
See how you fit
Openings from employer career sites are ranked against your whole resume—and searchable inside Claude, ChatGPT, and Cursor via Rolev.ai MCP.
Tailor without inventing
Every change to your resume is checked against your original. New experience goes in only with your yes—zero fabricated claims.
Draft the full kit
Tailored and Full Match resumes, role-specific cover letters, and answers to employer screening questions are prepared in seconds.
1-Click Extension Autofill
The Chrome extension fills the employer's Greenhouse, Workday, Lever, or Ashby form in 1 click. You review it and press Submit.
Common questions
What is the salary for the Sr. DFT Design Engineer, AWS Machine Learning Acceleration role at Annapurna Labs (U.S.) Inc.?
The Sr. DFT Design Engineer, AWS Machine Learning Acceleration posting at Annapurna Labs (U.S.) Inc. states compensation of $185,200 – $250,000 per year. Final pay may depend on location, experience, and interview evaluation on Annapurna Labs (U.S.) Inc.'s official career site.
Where is the Sr. DFT Design Engineer, AWS Machine Learning Acceleration job at Annapurna Labs (U.S.) Inc. located?
This Sr. DFT Design Engineer, AWS Machine Learning Acceleration position at Annapurna Labs (U.S.) Inc. is located in Austin, TX. Always check Annapurna Labs (U.S.) Inc.'s application page for specific state eligibility or relocation policies.
How do I apply for the Sr. DFT Design Engineer, AWS Machine Learning Acceleration position at Annapurna Labs (U.S.) Inc.?
This listing links directly to Annapurna Labs (U.S.) Inc.'s application page. You can apply directly on Annapurna Labs (U.S.) Inc.'s site, or use Rolev.ai to check your resume fit, generate a zero-hallucination tailored resume and cover letter for this posting, and autofill the application form in 1 click with the Rolev.ai Chrome extension. You always review the form and press Submit yourself.