Microchip
Direct SmartRecruiters career site

Sr Tech Staff Engineer - Design (Signal & Power Integrity)

Pay
$91,000 – $232,000 per year
Location
San Jose, CA · On-site
Job type
Full-time
Level
Lead / Staff
Experience
15+ years
Education
Bachelor's degree
Listed
Today

Skills & highlights for this role

  • Signal Integrity
  • Power Integrity
  • Power Delivery Network design
  • Eye diagram analysis
  • Jitter analysis
  • Crosstalk analysis
  • Channel loss analysis
  • PCB design and layout
  • SIPI simulation
  • System-level SIPI methodologies

Also useful

  • High-speed SerDes experience
  • 32G transceiver troubleshooting
  • Package thermal and mechanical analysis
  • Co-simulation of PDN and transceivers
  • Mentorship of engineers

About the role

Microchip Technology Inc. is a leading provider of embedded control applications.

Our product portfolio comprises general purpose and specialized 8-bit, 16-bit, and 32-bit microcontrollers, 32-bit microprocessors, field-programmable gate array (FPGA) products, a broad spectrum of high-performance linear, mixed-signal, power management, thermal management, radio frequency (RF), timing, safety, security, wired connectivity and wireless connectivity devices, as well as serial Electrically Erasable Programmable Read Only Memory (EEPROM), Serial Flash memories, Parallel Flash memories, and serial Static Random Access Memory (SRAM).

We also license Flash-IP solutions that are incorporated in a broad range of products.

Microchip Technology Inc. has a Senior Technical Staff -Design (Signal and Power Integrity) opening based in San Jose, CA. The successful candidate will be responsible for developing and driving Signal and Power Integrity methodologies for high-speed FPGA products. You will be working with other SIPI engineers and working with a global cross functional team to provide solutions at a system level for internal and external customers.

Responsibilities

  • Collaborate effectively within a global team environment, demonstrating excellent communication skills (verbal and written).
  • Possess robust analytical and debugging capabilities for high-speed Signal Integrity and Power Integrity (SIPI) analysis across Die, Package, and Boards.
  • Understand channel loss mechanisms, interpret and optimize eye diagrams, and apply jitter analysis and mitigation techniques.
  • Demonstrate a thorough understanding of correlation methodologies and expertise in crosstalk analysis and reduction.
  • Possess a comprehensive grasp of Power Delivery Network (PDN) design and optimization.
  • Conduct extensive SIPI simulations (pre-layout and post-layout) to optimize signal integrity and power integrity performance at a system level.
  • Influence die changes based on simulation results to ensure optimal SIPI performance.
  • Implement and maintain robust SI/PI strategies throughout the product development lifecycle (die and package).
  • Proactively identify and address potential SIPI issues early in the design process.
  • Stay abreast of the latest industry trends, emerging tools, and methodologies in SIPI, PDN design, and SerDes transceiver development.
  • Provide technical guidance and mentorship to other SIPI engineers within the team.
  • Develop and refine methodologies for running simulations to ensure robust and reliable PDN systems.
  • Develop strategies and methodologies to guarantee robust performance of high-speed SerDes transceivers, including equalization techniques and advanced jitter analysis.
  • Collaborate effectively with external partners, suppliers, and customers on SI/PI-related topics.
  • Actively contribute to the development of new design methodologies, innovative tools, and streamlined processes to continuously improve SIPI design efficiency and product performance.

Requirements/Qualifications

  • Bachelor of Science (BS) degree in Electrical Engineering or Electronic --Engineering
  • 15+ years of relevant experience
  • 10+ yeas of practical, hands-on experience directly related to Signal Integrity and Power Integrity (SIPI).
  • Extensive practical experience in Printed Circuit Board (PCB) design and layout principles.
  • High-Speed SerDes (Serializer/Deserializer) experience is highly desirable, especially troubleshooting channel-related issues for 32G transceivers and beyond.
  • Demonstrated experience in resolving SI/PI-related challenges, including Power Delivery Network (PDN) optimization and noise mitigation.
  • Build and construct system level topologies for co-sims on PDN and transceivers
  • Experience in performing package analysis and optimization (thermal and mechanical considerations) is a plus.
  • Robust understanding of system-level SIPI design methodologies and analysis techniques (die-level, package-level, board-level).
  • Proficiency in analyzing and optimizing signal and power integrity across different levels of integration.
  • Thorough understanding of PCB manufacturing processes (design to production).
  • Strong analytical and problem-solving skills.
  • In-depth understanding of S-Parameter extraction techniques and system-level channel modeling.
  • Expertise in via modeling, connector Time Domain Reflectometry (TDR) analysis, and stack-up analysis.
  • Adept at equalization techniques, jitter analysis, eye diagram analysis, and addressing channel impairments (return loss, insertion loss).
  • Strong, hands-on experience with industry-standard Field Solvers: Ansys HFSS, Ansys Siwave, Mentor Graphics Hyperlynx, and HSPICE, Redhawk
  • Experience with simulation tools: Keysight ADS and Mentor Graphics Hyperlynx for pre- and post-layout simulation and analysis.
  • Hands-on experience with Vector Network Analyzers (VNAs), Time Domain Reflectometers (TDRs), Sampling and Real-Time Oscilloscopes, Bit Error Rate Testers (BERTs), de-embedding techniques, and jitter analysis equipment.

Preferred Qualifications

  • Experience with IBIS-AMI modeling, validation, and correlation is a significant plus.
  • Master of Science (MS) degree in a relevant engineering field is preferable.

Additional Information

Travel Time: 0% - 25%

Physical Attributes: Feeling, Hearing, Reaching, Seeing, Talking, Works Alone

Physical Requirements

10% Standing, 10% Walking, 80% Sitting, 100% in-doors; Usual business hours

Pay Range

We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading ESPP program with a 2 year look back feature. Find more information about all our benefits at the link below:

Benefits of working at Microchip

  • The annual base salary range for this position, which could be performed in the US, is $91,000 - $232,000.*
  • *Range is dependent on numerous factors including job location, skills and experience.
  • For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.

About the Company

Are you looking for a unique opportunity to be a part of something great? Want to join a 20,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology, Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip's nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually.

We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it's won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Read the original posting

From Microchip's careers page, first listed on Rolev.ai on November 12, 2026. Rolev.ai is not the employer.

How Rolev.ai helps with this application

Rolev.ai is a job search and application tool for US job seekers. For this Sr Tech Staff Engineer - Design (Signal & Power Integrity) role at Microchip, it shows how your resume fits, tailors your resume to the posting, and prepares the application for you to review.

  • See how you fit

    Openings from employer career sites are ranked against your whole resume—and searchable inside Claude, ChatGPT, and Cursor via Rolev.ai MCP.

  • Tailor without inventing

    Every change to your resume is checked against your original. New experience goes in only with your yes—zero fabricated claims.

  • Draft the full kit

    Tailored and Full Match resumes, role-specific cover letters, and answers to employer screening questions are prepared in seconds.

  • 1-Click Extension Autofill

    The Chrome extension fills the employer's Greenhouse, Workday, Lever, or Ashby form in 1 click. You review it and press Submit.

Common questions

What is the salary for the Sr Tech Staff Engineer - Design (Signal & Power Integrity) role at Microchip?

The Sr Tech Staff Engineer - Design (Signal & Power Integrity) posting at Microchip states compensation of $91,000 – $232,000 per year. It is listed as a full-time position. Final pay may depend on location, experience, and interview evaluation on Microchip's official career site.

Where is the Sr Tech Staff Engineer - Design (Signal & Power Integrity) job at Microchip located?

This Sr Tech Staff Engineer - Design (Signal & Power Integrity) position at Microchip is located in San Jose, CA (On-site). Always check Microchip's application page for specific state eligibility or relocation policies.

What qualifications are required for Sr Tech Staff Engineer - Design (Signal & Power Integrity) at Microchip?

For the Sr Tech Staff Engineer - Design (Signal & Power Integrity) role, Microchip highlights 15+ years of relevant experience; a bachelor's degree; experience with Signal Integrity, Power Integrity, Power Delivery Network design, Eye diagram analysis, Jitter analysis, Crosstalk analysis. Rolev.ai can score your existing resume against these requirements and show any skill gaps before you apply.

How do I apply for the Sr Tech Staff Engineer - Design (Signal & Power Integrity) position at Microchip?

This listing links directly to Microchip's SmartRecruiters application page. You can apply directly on Microchip's site, or use Rolev.ai to check your resume fit, generate a zero-hallucination tailored resume and cover letter for this posting, and autofill the SmartRecruiters application form in 1 click with the Rolev.ai Chrome extension. You always review the form and press Submit yourself.