Design Verification Engineer
- Location
- Sunnyvale, CA · On-site
- Job type
- Full-time
- Level
- Senior
- Experience
- 5+ years
- Listed
- 30 days ago
Skills & highlights for this role
- UVM
- SystemVerilog
- constrained random testing
- coverage closure
Also useful
- Perl
- Python
- Tcl
- PCIe
- DDR
- formal verification
About the role
Do you want to be part of the AI revolution? Do you want to think out of the box, thriving on challenges in AI industry and have the desire to solve them? Do you want to work with a world-class team to explore the fast-growing AI hardware opportunities and impact on AI industry?
We're looking forward to you joining us to collaborate, contribute, and revolutionize AI silicon and system.
About the role
We are looking for an experienced design verification engineer to join our SoC team at Baidu's Sunnyvale office. The successful candidate will be a motivated self-starter who will thrive in this highly technical environment. Your job responsibilities as a Design Verification Engineer will help the team to verify the functionality of Baidu's AI SoC at both block level and SoC level.
- You will help on UVM Testbench development, directed/constrained random test generation, failure analysis and resolution, coverage analysis, and flow development.
- Run RTL and gate level functional verification, debug failures, lead bug tracking, and analyze and close coverage.
- Work closely with the design and systems engineering teams to review specifications and architecture, extract features, define verification plan & coverage model.
- Support mixed-signal co-simulation using Verilog models of analog IP. Develop testbench, test cases, reference model, coverage model and automation of regression suite.
- Support emulation and silicon bring up debug with your smart ideas to duplicate the problem in simulation.
Qualifications
- Minimum 5 years of experience of UVM based verification on a significantly complex project.
- Advanced knowledge of standard ASIC design and verification flows, simulation and testbench development.
- Advanced knowledge of System Verilog and the UVM methodology.
- Solid verification skills in problem solving, constrained random testing, coverage closure, gate level simulations, X propagation.
- Good practice of one scripting language (Perl, Python, Tcl) no preference.
- SoC and IP verification experience on either one aspect (PCIe, Ethernet, HBM, GDDR, DDR, MMU, Cache).
- Familiar with C/C++.
- Formal Verification (Model Checking, Equivalence Checking).
- Excellent communication skills in both English and Chinese.
Culture Fit
- Mission alignment: If you want to be part of a team to accomplish this great mission, we will provide you the best possible platform to do that.
- Self-directed: We work best with people that are driven, motivated, and aspire to greatness.
- Hungry to learn: We are eager to see you learn new skills and grow.
- Team orientation: We work in small, fast-moving teams. We watch out for each other and go after big goals together as a team.
#LI-DNI
From Baidu USA's careers page, first listed on Rolev.ai on October 10, 2026. Rolev.ai is not the employer.
How Rolev.ai helps with this application
Rolev.ai is a job search and application tool for US job seekers. For this Design Verification Engineer role at Baidu USA, it shows how your resume fits, tailors your resume to the posting, and prepares the application for you to review.
See how you fit
Openings from employer career sites are ranked against your whole resume—and searchable inside Claude, ChatGPT, and Cursor via Rolev.ai MCP.
Tailor without inventing
Every change to your resume is checked against your original. New experience goes in only with your yes—zero fabricated claims.
Draft the full kit
Tailored and Full Match resumes, role-specific cover letters, and answers to employer screening questions are prepared in seconds.
1-Click Extension Autofill
The Chrome extension fills the employer's Greenhouse, Workday, Lever, or Ashby form in 1 click. You review it and press Submit.
Similar roles
- DFT EngineerDelos Data Inc. · Palo Alto, CA
- Verification Lead (Lead DV)Lumilens · San Jose, CA
- Senior System Level Verification EngineerAxiado · San Jose, CA
- Design Verification EngineerApple · Austin, TX
- Design Verification Engineer IIMicrosoft · IN
- Design Verification EngineerUpscale, Inc. · Santa Clara, CA
Common questions
Where is the Design Verification Engineer job at Baidu USA located?
This Design Verification Engineer position at Baidu USA is located in Sunnyvale, CA (On-site). Always check Baidu USA's application page for specific state eligibility or relocation policies.
What qualifications are required for Design Verification Engineer at Baidu USA?
For the Design Verification Engineer role, Baidu USA highlights 5+ years of relevant experience; experience with UVM, SystemVerilog, constrained random testing, coverage closure. Rolev.ai can score your existing resume against these requirements and show any skill gaps before you apply.
How do I apply for the Design Verification Engineer position at Baidu USA?
This listing links directly to Baidu USA's Greenhouse application page. You can apply directly on Baidu USA's site, or use Rolev.ai to check your resume fit, generate a zero-hallucination tailored resume and cover letter for this posting, and autofill the Greenhouse application form in 1 click with the Rolev.ai Chrome extension. You always review the form and press Submit yourself.