Senior Digital Verification Engineer - Contract
- Pay
- $80 – $130 per hour
- Location
- San Francisco, Bay Area OR Pittsburgh, PA OR… · On-site
- Job type
- Contract
- Level
- Senior
- Experience
- 8+ years
- Education
- Bachelor's degree
- Listed
- 22 days ago
Skills & highlights for this role
- UVM
- SystemVerilog
- SystemVerilog assertions
- VCS/Verdi, Xcelium, or Questa
Also useful
- C/C++
- JasperGold formal verification
- Python
- UPF power-aware verification
Stated benefits & perks
- 401k match
- Paid parental leave
Tasks
- Own verification of assigned blocks and subsystems from spec review through coverage sign-off.
- Write verification plans from design and architecture specifications, and review them with design and architecture leads.
- Architect, build, or extend UVM/SystemVerilog testbenches: agents, scoreboards, reference models, sequences, and constrained-random tests.
- Write SystemVerilog assertions and functional coverage models, and drive functional and code coverage to closure.
- Debug complex simulation failures and work with RTL designers to root-cause and fix bugs.
- Report verification status, risks, and coverage gaps clearly to the DV lead and design team.
- Document your environment so it can be handed off to and maintained by the full-time team.
Required qualifications
- Education: Bachelor's or Master's/PhD in Electrical Engineering, Computer Engineering, or a related field.
- Experience: 8+ years of ASIC/SoC design verification, with multiple projects taken from testbench development through tapeout.
- UVM and SystemVerilog: Expert in UVM testbench architecture and SystemVerilog for verification, including classes, constraints, interfaces, functional coverage, and assertions (SVA).
- Coverage closure: A track record of driving functional and code coverage to sign-off on multi-million-gate designs.
- Debug: Strong ability to debug complex simulation failures independently using industry-standard tools (VCS/Verdi, Xcelium, or Questa).
- Scripting: Python for regression automation, log analysis, and coverage post-processing.
- Independence: Able to ramp quickly on a new design and deliver with minimal supervision.
- Communication: Clear written and verbal communication of status, risks, and tradeoffs to peers and leadership.
Ways to stand out
- C/C++ for reference modeling or SoC-level tests, including DPI integration.
- Formal verification with JasperGold or similar tools.
- Experience building or using agentic AI flows for DV, such as automated regression triage or failure debug.
- Background in computer architecture, dataflow or spatial architectures, or ML accelerators.
- Power-aware verification with UPF.
Pay and benefits
We offer a competitive hourly rate of $80-$130 per hour on a 1099 contract basis. Final compensation will depend on experience, seniority, and location, with some flexibility for the right candidate.
About Efficient Computer
Efficient Computer is rethinking computing from the ground up to solve one of AI's biggest challenges: energy. Our Fabric architecture delivers a 10-100x improvement in energy efficiency for general-purpose computation, including AI, while supporting familiar programming languages and software frameworks-unlocking new possibilities for autonomous machines, intelligent infrastructure, wearables, and space systems.
With our first processor, Electron E1, now shipping in volume and more than $97 million in Series B financing recently announced, we're accelerating customer deployments and scaling our architecture to data center performance. Join us to build the hardware and software that bring intelligence wherever it's needed and help shape the next generation of computing.
We are looking for a senior Digital Verification contractor to take ownership of verification for complex blocks and subsystems in our SoC, including Efficient's proprietary Fabric technology. You will join our newly formed Verification & Emulation team and work directly with RTL designers and architects. We need someone who can ramp quickly on a spec, stand up or extend a UVM environment with minimal direction, and drive it to coverage closure.
Why Join Efficient?
Build what's next. At Efficient, you'll tackle big challenges with room to take ownership and make an impact. We back you with competitive pay, equity, a 401(k) match, company-paid benefits, paid parental leave, and flexibility-plus opportunities to grow your skills and career as we scale.
From Efficient Computer's careers page, first listed on Rolev.ai on October 17, 2026. Rolev.ai is not the employer.
How Rolev.ai helps with this application
Rolev.ai is a job search and application tool for US job seekers. For this Senior Digital Verification Engineer - Contract role at Efficient Computer, it shows how your resume fits, tailors your resume to the posting, and prepares the application for you to review.
See how you fit
Openings from employer career sites are ranked against your whole resume—and searchable inside Claude, ChatGPT, and Cursor via Rolev.ai MCP.
Tailor without inventing
Every change to your resume is checked against your original. New experience goes in only with your yes—zero fabricated claims.
Draft the full kit
Tailored and Full Match resumes, role-specific cover letters, and answers to employer screening questions are prepared in seconds.
1-Click Extension Autofill
The Chrome extension fills the employer's Greenhouse, Workday, Lever, or Ashby form in 1 click. You review it and press Submit.
Similar roles
- Design Verification EngineerVoltai · Palo Alto, CA
- Verification EngineerDelos Data Inc. · Palo Alto, CA
- ASIC Design Verification Engineer, DFTMeta · Sunnyvale, CA
- Senior Design Verification EngineerMicrosoft · United States
- ASIC Verification EngineerAxiado · San Jose, CA
- Verification Engineer - Onsite PA or CA (6269)itD Tech · Allentown, PA
Common questions
What is the salary for the Senior Digital Verification Engineer - Contract role at Efficient Computer?
The Senior Digital Verification Engineer - Contract posting at Efficient Computer states compensation of $80 – $130 per hour. It is listed as a contract position. Final pay may depend on location, experience, and interview evaluation on Efficient Computer's official career site.
Where is the Senior Digital Verification Engineer - Contract job at Efficient Computer located?
This Senior Digital Verification Engineer - Contract position at Efficient Computer is located in San Francisco, Bay Area OR Pittsburgh, PA OR… (On-site). Always check Efficient Computer's application page for specific state eligibility or relocation policies.
What qualifications are required for Senior Digital Verification Engineer - Contract at Efficient Computer?
For the Senior Digital Verification Engineer - Contract role, Efficient Computer highlights 8+ years of relevant experience; a bachelor's degree; experience with UVM, SystemVerilog, SystemVerilog assertions, VCS/Verdi, Xcelium, or Questa. Rolev.ai can score your existing resume against these requirements and show any skill gaps before you apply.
How do I apply for the Senior Digital Verification Engineer - Contract position at Efficient Computer?
This listing links directly to Efficient Computer's Greenhouse application page. You can apply directly on Efficient Computer's site, or use Rolev.ai to check your resume fit, generate a zero-hallucination tailored resume and cover letter for this posting, and autofill the Greenhouse application form in 1 click with the Rolev.ai Chrome extension. You always review the form and press Submit yourself.