Design Verification Engineer
- Location
- Palo Alto, CA · On-site
- Job type
- Full-time
- Level
- Senior
- Experience
- 4+ years
- Listed
- 23 days ago
Skills & highlights for this role
- SystemVerilog
- UVM
- Python
- coverage closure
Also useful
- AI/ML integration
- tapeout readiness
About this Role
We are building next- generation tools for silicon design by combining deep verification expertise with modern AI systems. As a Senior Verification Engineer, your role isn’t just verifying chips but redefining how teams verify chips. If you want to build tools that scale with the new era of complexity in hardware, this role offers high ownership and direct impact on real-world chip development.
What You’ll Do
- Own verification strategy across multiple IP blocks and subsystems, from testbench
- architecture to signoff.
- Design and develop AI assisted workflows that accelerate verification, coverage closure, and debug.
- Build reusable verification frameworks using SystemVerilog, UVM, Python and custom automation tooling.
- Collaborate with ML and software teams to integrate AI models into existing DV environments.
- Contribute to product direction by exploring how automation can reshape verification methodologies.
- Work with customers in a forward deployed capacity when needed, translating real design challenges into product features.
- Drive tapeout readiness with full accountability for quality metrics, regression health, and coverage targets.
- Mentor junior engineers and help define best practices for next generation verification teams.
What Makes This Role Unique
- Opportunity to influence the future of tooling and AI guided verification flows.
- High ownership from day one including technical decisions, roadmap input, and customer interactions.
- Exposure to both engineering and product thinking.
- Fast- moving environment built for builders who take initiative rather than wait for direction.
Qualifications
- 4 to 6 years of hands-on verification experience.
- Strong SystemVerilog and UVM skills with proven debug depth.
- Familiarity with Python or similar scripting languages.
- Curious mindset toward AI or automation in verification, even if not an expert yet.
- Ability to work across domains and communicate clearly with software or ML teams.
- Comfortable interacting with clients, architects, and leadership when needed.
- Thrives in a high responsibility environment and enjoys creating solutions that did not exist before.
Bonus Skills
- Experience with formal verification, co-simulation or stimulus generation frameworks.
- Background in ML, LLMs, data pipelines, or tool development.
- Previous involvement in customer facing or forward deployed engineering roles.
- Demonstrated ability to build tools that others actually use.
About Voltai
Voltai is developing world models, and agents to learn, evaluate, plan, experiment, and interact with the physical world. We are starting out with understanding and building hardware; electronics systems and semiconductors where AI can design and create beyond human cognitive limits.
About the Team
Backed by Silicon Valley’s top investors, Stanford University, and CEOs/Presidents of Google, AMD, Broadcom, Marvell, etc. We are a team of previous Stanford professors, SAIL researchers, Olympiad medalists (IPhO, IOI, etc.), CTOs of Synopsys & GlobalFoundries, Head of Sales & CRO of Cadence, former US Secretary of Defense, National Security Advisor, and Senior Foreign-Policy Advisor to four US presidents.
From Voltai's careers page, first listed on Rolev.ai on October 17, 2026. Rolev.ai is not the employer.
How Rolev.ai helps with this application
Rolev.ai is a job search and application tool for US job seekers. For this Design Verification Engineer role at Voltai, it shows how your resume fits, tailors your resume to the posting, and prepares the application for you to review.
See how you fit
Openings from employer career sites are ranked against your whole resume—and searchable inside Claude, ChatGPT, and Cursor via Rolev.ai MCP.
Tailor without inventing
Every change to your resume is checked against your original. New experience goes in only with your yes—zero fabricated claims.
Draft the full kit
Tailored and Full Match resumes, role-specific cover letters, and answers to employer screening questions are prepared in seconds.
1-Click Extension Autofill
The Chrome extension fills the employer's Greenhouse, Workday, Lever, or Ashby form in 1 click. You review it and press Submit.
Similar roles
- Verification EngineerDelos Data Inc. · Palo Alto, CA
- Senior Digital Verification Engineer - ContractEfficient Computer · San Francisco, Bay Area OR Pittsburgh, PA OR…
- ASIC Design Verification Engineer, DFTMeta · Sunnyvale, CA
- Senior Design Verification EngineerMicrosoft · United States
- ASIC Verification EngineerAxiado · San Jose, CA
- Verification Engineer - Onsite PA or CA (6269)itD Tech · Allentown, PA
Common questions
Where is the Design Verification Engineer job at Voltai located?
This Design Verification Engineer position at Voltai is located in Palo Alto, CA (On-site). Always check Voltai's application page for specific state eligibility or relocation policies.
What qualifications are required for Design Verification Engineer at Voltai?
For the Design Verification Engineer role, Voltai highlights 4+ years of relevant experience; experience with SystemVerilog, UVM, Python, coverage closure. Rolev.ai can score your existing resume against these requirements and show any skill gaps before you apply.
How do I apply for the Design Verification Engineer position at Voltai?
This listing links directly to Voltai's Ashby application page. You can apply directly on Voltai's site, or use Rolev.ai to check your resume fit, generate a zero-hallucination tailored resume and cover letter for this posting, and autofill the Ashby application form in 1 click with the Rolev.ai Chrome extension. You always review the form and press Submit yourself.