Sr. ASIC Design Engineer (Silicon Engineering)
- Pay
- $165,000 – $265,000 per year
- Location
- Irvine, CA · On-site
- Job type
- Full-time
- Level
- Senior
- Experience
- 5+ years
- Education
- Bachelor's degree
- Listed
- 30 days ago
Skills & highlights for this role
- ITAR eligibility
- RTL implementation
- clock domain crossing
- AXI
- AHB
- low power design
- HDL simulation
Also useful
- Python
- HDL lint tools
- high speed design techniques
Stated benefits & perks
- Medical
- Dental
- Vision
- 401k
- Paid parental leave
Sr. Rtl Design Engineer (Silicon Engineering)
At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband internet system. Starlink is the world's largest satellite constellation and is providing fast, reliable internet to millions of users worldwide.
We design, build, test, and operate all parts of the system - thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We've only begun to scratch the surface of Starlink's potential global impact and are looking for best-in-class engineers to help maximize Starlink's utility for communities and businesses around the globe.
We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing cutting-edge next-generation ASICs for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting-edge solutions that will expand the performance and capabilities of the Starlink network.
Responsibilities
- Evaluate architectural trade-offs based on features, performance requirements and system limitations
- Define micro-architecture, implement the RTL in Verilog/System Verilog, integrate that in top level and deliver the fully verified, synthesis/timing clean design
- Work closely with verification team to ensure all aspects of the design are covered and verified
- Provide timing constraint for those IPs and support the physical implementation team (synthesis, timing closure, formality check)
- Participate in silicon bring-up and validation
Basic Qualifications
- Bachelor's degree in electrical engineering, computer engineering, or computer science
- 5+ years of experience in RTL implementation
Preferred Skills and Experience
- Ability to solve complex problems including clock domain crossings and power optimization
- ASIC/SoC system integration experience
- Experience with embedded CPU subsystems
- Experience with standard bus protocols (e.g. AXI, AHB, etc.)
- Experience with high speed and low power design techniques
- Scripting skills (e.g. Python, etc.)
- Experience with EDA tools such as HDL simulators and HDL Lint tools
- Team-player, can-do attitude and ability to work well in a group environment while still contributing on an individual basis
- Enjoys being challenged and learning new skills
Additional Requirements
- Ability to work extended hours or weekends as needed for mission critical deadlines
Pay Range
Level 3: $165,000.00 - $265,000.00
Your actual level and base salary will be determined on a case-by-case basis and may vary based on the following considerations: job-related knowledge and skills, education, and experience.
Base salary is just one part of your total rewards package at SpaceX. You may also be eligible for long-term incentives, in the form of company stock or long-term cash awards, as well as potential discretionary bonuses and the ability to purchase additional stock at a discount through an Employee Stock Purchase Plan.
You will also receive access to comprehensive medical, vision, and dental coverage, access to a 401(k) retirement plan, short and long-term disability insurance, life insurance, paid parental leave, and various other discounts and perks. You may also accrue 3 weeks of paid vacation and will be eligible for 10 or more paid holidays per year.
Employees accrue paid sick leave pursuant to Company policy which satisfies or exceeds the accrual, carryover, and use requirements of the law.
Itar Requirements
- To conform to U.S. Government export regulations, applicant must be a (i) U.S. citizen or national, (ii) U.S. lawful, permanent resident (aka green card holder), (iii) Refugee under 8 U.S.C. § 1157, or (iv) Asylee under 8 U.S.C. § 1158, or be eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here.
About SpaceX
SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.
Equal opportunity and legal notices
SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.
Applicants wishing to view a copy of SpaceX's Affirmative Action Plan for veterans and individuals with disabilities, or applicants requiring reasonable accommodation to the application/interview process should reach out to.
From SpaceX's careers page, first listed on Rolev.ai on October 10, 2026. Rolev.ai is not the employer.
How Rolev.ai helps with this application
Rolev.ai is a job search and application tool for US job seekers. For this Sr. ASIC Design Engineer (Silicon Engineering) role at SpaceX, it shows how your resume fits, tailors your resume to the posting, and prepares the application for you to review.
See how you fit
Openings from employer career sites are ranked against your whole resume—and searchable inside Claude, ChatGPT, and Cursor via Rolev.ai MCP.
Tailor without inventing
Every change to your resume is checked against your original. New experience goes in only with your yes—zero fabricated claims.
Draft the full kit
Tailored and Full Match resumes, role-specific cover letters, and answers to employer screening questions are prepared in seconds.
1-Click Extension Autofill
The Chrome extension fills the employer's Greenhouse, Workday, Lever, or Ashby form in 1 click. You review it and press Submit.
Similar roles
- ASIC Engineer, Implementation - TimingMeta · Sunnyvale, CA · $114k – $172k/yr
- Physical Design EngineerApple · Austin, TX
- ASIC RTL Design Engineer, Ethernet IP & SoC Integration, SI HardwareTesla · Palo Alto, CA · $128k – $312k/yr
- Senior Physical Design EngineerMicrosoft · Hillsboro | United States, California, Mounta…
- Sr. Physical Design Engineer, Annapurna LabsAnnapurna Labs (U.S.) Inc. · Cupertino, CA
- Senior ASIC Design EngineerHpe · Durham, NC
More at SpaceX
All SpaceX jobsCommon questions
What is the salary for the Sr. ASIC Design Engineer (Silicon Engineering) role at SpaceX?
The Sr. ASIC Design Engineer (Silicon Engineering) posting at SpaceX states compensation of $165,000 – $265,000 per year. It is listed as a full-time position. Final pay may depend on location, experience, and interview evaluation on SpaceX's official career site.
Where is the Sr. ASIC Design Engineer (Silicon Engineering) job at SpaceX located?
This Sr. ASIC Design Engineer (Silicon Engineering) position at SpaceX is located in Irvine, CA (On-site). Always check SpaceX's application page for specific state eligibility or relocation policies.
What qualifications are required for Sr. ASIC Design Engineer (Silicon Engineering) at SpaceX?
For the Sr. ASIC Design Engineer (Silicon Engineering) role, SpaceX highlights 5+ years of relevant experience; a bachelor's degree; experience with RTL implementation, clock domain crossing, AXI, AHB, low power design, HDL simulation. Rolev.ai can score your existing resume against these requirements and show any skill gaps before you apply.
How do I apply for the Sr. ASIC Design Engineer (Silicon Engineering) position at SpaceX?
This listing links directly to SpaceX's Greenhouse application page. You can apply directly on SpaceX's site, or use Rolev.ai to check your resume fit, generate a zero-hallucination tailored resume and cover letter for this posting, and autofill the Greenhouse application form in 1 click with the Rolev.ai Chrome extension. You always review the form and press Submit yourself.