Top Level Physical Design Engineer
- Pay
- $100,000 – $500,000 per year
- Location
- Austin, TX · Hybrid
- Job type
- Full-time
- Level
- Director
- Experience
- 8+ years
- Listed
- 31 days ago
Skills & highlights for this role
- hierarchical floorplanning
- power grid design
- global clock distribution
- EM/IR analysis
- timing closure
Also useful
- bump planning
- RDL implementation
- chiplet integration
Who You Are
- A seasoned physical design engineer who thrives on complex, full-chip implementation challenges.
- Expert at collaborating across disciplines, working effectively with architecture, RTL, and packaging teams.
- Passionate about optimizing chip-level implementations for power, performance, and area.
- Detail-oriented professional who drives design closure while maintaining quality and meeting aggressive schedules.
What We Need
- 8+ years of top-level SOC physical design experience on complex, multi-million gate designs.
- Deep expertise in hierarchical floorplanning, fabric implementation, power grid design, and global clock distribution.
- Proven track record with bump planning, RDL implementation, and multi-voltage domain designs.
- Mastery of timing closure, EM/IR analysis, and physical verification at the chip level.
What You Will Learn
- How to implement cutting-edge AI accelerators and high-performance CPUs at the SOC level.
- Advanced techniques for chiplet integration and next-generation packaging co-design.
- Strategies for optimizing massive designs with complex power domains and clock architectures.
- Methods for driving successful chip-level closure through effective cross-functional collaboration.
Additional information
Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.
This position requires access to technology that requires a U.S. export license for persons whose most recent country of citizenship or permanent residence is a U.S. EAR Country Groups D:1, E1, or E2 country.
This offer of employment is contingent upon the applicant being eligible to access U.S. export-controlled technology. Due to U.S. export laws, including those codified in the U.S. Export Administration Regulations (EAR), the Company is required to ensure compliance with these laws when transferring technology to nationals of certain countries (such as EAR Country Groups D:1, E1, and E2).
These requirements apply to persons located in the U.S. and all countries outside the U.S. As the position offered will have direct and/or indirect access to information, systems, or technologies subject to these laws, the offer may be contingent upon your citizenship/permanent residency status or ability to obtain prior license approval from the U.S. Commerce Department or applicable federal agency.
If employment is not possible due to U.S. export laws, any offer of employment will be rescinded.
About Tenstorrent
Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors.
Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.
Tenstorrent is seeking an exceptional Senior-level Physical Design Engineer to drive top-level implementation of our complex AI and CPU System-on-Chip designs. You'll orchestrate cross-disciplinary collaboration, implementing sophisticated floorplans, power grids, and clock networks while ensuring design closure at the chip level. If you excel at managing the complexity of full-chip physical design and want to deliver next-generation AI hardware, we need your expertise.
This role is hybrid, based out of Santa Clara, CA or Austin, TX or Fort Collins, CO.
We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.
Equal opportunity and legal notices
Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.
From Tenstorrent's careers page, first listed on Rolev.ai on October 10, 2026. Rolev.ai is not the employer.
How Rolev.ai helps with this application
Rolev.ai is a job search and application tool for US job seekers. For this Top Level Physical Design Engineer role at Tenstorrent, it shows how your resume fits, tailors your resume to the posting, and prepares the application for you to review.
See how you fit
Openings from employer career sites are ranked against your whole resume—and searchable inside Claude, ChatGPT, and Cursor via Rolev.ai MCP.
Tailor without inventing
Every change to your resume is checked against your original. New experience goes in only with your yes—zero fabricated claims.
Draft the full kit
Tailored and Full Match resumes, role-specific cover letters, and answers to employer screening questions are prepared in seconds.
1-Click Extension Autofill
The Chrome extension fills the employer's Greenhouse, Workday, Lever, or Ashby form in 1 click. You review it and press Submit.
Similar roles
- ASIC Engineer, Implementation - TimingMeta · Sunnyvale, CA · $114k – $172k/yr
- Physical Design EngineerApple · Austin, TX
- ASIC RTL Design Engineer, Ethernet IP & SoC Integration, SI HardwareTesla · Palo Alto, CA · $128k – $312k/yr
- Senior Physical Design EngineerMicrosoft · Hillsboro | United States, California, Mounta…
- Sr. Physical Design Engineer, Annapurna LabsAnnapurna Labs (U.S.) Inc. · Cupertino, CA
- Senior ASIC Design EngineerHpe · Durham, NC
Common questions
What is the salary for the Top Level Physical Design Engineer role at Tenstorrent?
The Top Level Physical Design Engineer posting at Tenstorrent states compensation of $100,000 – $500,000 per year. It is listed as a full-time position. Final pay may depend on location, experience, and interview evaluation on Tenstorrent's official career site.
Where is the Top Level Physical Design Engineer job at Tenstorrent located?
This Top Level Physical Design Engineer position at Tenstorrent is located in Austin, TX (Hybrid). Always check Tenstorrent's application page for specific state eligibility or relocation policies.
What qualifications are required for Top Level Physical Design Engineer at Tenstorrent?
For the Top Level Physical Design Engineer role, Tenstorrent highlights 8+ years of relevant experience; experience with hierarchical floorplanning, power grid design, global clock distribution, EM/IR analysis, timing closure. Rolev.ai can score your existing resume against these requirements and show any skill gaps before you apply.
How do I apply for the Top Level Physical Design Engineer position at Tenstorrent?
This listing links directly to Tenstorrent's Greenhouse application page. You can apply directly on Tenstorrent's site, or use Rolev.ai to check your resume fit, generate a zero-hallucination tailored resume and cover letter for this posting, and autofill the Greenhouse application form in 1 click with the Rolev.ai Chrome extension. You always review the form and press Submit yourself.